AU2015210421B2 - Hybrid polysilicon heterojunction back contact cell - Google Patents
Hybrid polysilicon heterojunction back contact cell Download PDFInfo
- Publication number
- AU2015210421B2 AU2015210421B2 AU2015210421A AU2015210421A AU2015210421B2 AU 2015210421 B2 AU2015210421 B2 AU 2015210421B2 AU 2015210421 A AU2015210421 A AU 2015210421A AU 2015210421 A AU2015210421 A AU 2015210421A AU 2015210421 B2 AU2015210421 B2 AU 2015210421B2
- Authority
- AU
- Australia
- Prior art keywords
- layer
- solar cell
- band gap
- wide band
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 49
- 229920005591 polysilicon Polymers 0.000 title claims abstract description 49
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 137
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 137
- 239000010703 silicon Substances 0.000 claims abstract description 137
- 238000000034 method Methods 0.000 claims abstract description 86
- 239000004065 semiconductor Substances 0.000 claims abstract description 68
- 239000000463 material Substances 0.000 claims abstract description 64
- 239000000758 substrate Substances 0.000 claims abstract description 49
- 238000000151 deposition Methods 0.000 claims abstract description 41
- 239000006117 anti-reflective coating Substances 0.000 claims abstract description 28
- 239000002019 doping agent Substances 0.000 claims abstract description 18
- 238000004519 manufacturing process Methods 0.000 claims abstract description 18
- 238000000059 patterning Methods 0.000 claims abstract description 6
- 229910052751 metal Inorganic materials 0.000 claims description 23
- 239000002184 metal Substances 0.000 claims description 23
- 238000005530 etching Methods 0.000 claims description 14
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 9
- 238000002679 ablation Methods 0.000 claims description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- 230000015572 biosynthetic process Effects 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 238000010438 heat treatment Methods 0.000 description 7
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- 238000009792 diffusion process Methods 0.000 description 4
- 230000005855 radiation Effects 0.000 description 4
- 238000005137 deposition process Methods 0.000 description 3
- 230000012010 growth Effects 0.000 description 3
- 238000007641 inkjet printing Methods 0.000 description 3
- 230000000873 masking effect Effects 0.000 description 3
- 238000007650 screen-printing Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000000608 laser ablation Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 241001101998 Galium Species 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000010952 in-situ formation Methods 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 239000002082 metal nanoparticle Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0216—Coatings
- H01L31/02161—Coatings for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/02167—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/02168—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells the coatings being antireflective or having enhancing optical properties for the solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/022441—Electrode arrangements specially adapted for back-contact solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02366—Special surface textures of the substrate or of a layer on the substrate, e.g. textured ITO/glass substrate or superstrate, textured polymer layer on glass substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/036—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
- H01L31/0368—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including polycrystalline semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/036—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
- H01L31/0376—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including amorphous semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type
- H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
- H01L31/0747—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer or HIT® solar cells; solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
- H01L31/182—Special manufacturing methods for polycrystalline Si, e.g. Si ribbon, poly Si ingots, thin films of polycrystalline Si
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
Abstract
HYBRID POLYSILICON HETEROJUNCTION BACK CONTACT CELL A method for manufacturing a solar cell (100) comprising a silicon substrate (102). The silicon substrate (102) having a first side and a second side opposite the first side. The method comprising depositing a silicon layer (104) over a thin dielectric layer (106) on the first side and forming a layer of doping material (108) over the silicon layer (104). Forming an oxide layer (110) over the layer of doping material (108); patterning the oxide layer (110), the layer of doping material (108) and the silicon layer (104). The method further comprises growing an oxide layer (112) and raising the temperature to drive the dopants from the layer of doping material (108) into the silicon layer (104) and doping the silicon layer (104) with dopants from the layer of doping material (108) to form a crystallized doped polysilicon layer (150). The method also comprises depositing a wide band gap doped semiconductor (160) and an anti reflective coating (170) on the first side of the solar cell (100) and depositing a wide band gap doped semiconductor (162) and anti-reflective coating (170) on the second side of the solar cell (100).
Description
ι 2015210421 07 Aug 2015
HYBRID POLYSILICON HETEROJUNCTION BACK CONTACT CELL
TECHNICAL FIELD
[0001] Embodiments of the subject matter described herein relate generally to solar cell manufacture. More particularly, embodiments of the subject matter relate to thin silicon solar cells and techniques for manufacture.
BACKGROUND
[0002] Solar cells are well known devices for converting solar radiation to electrical energy. They can be fabricated on a semiconductor wafer using semiconductor processing technology. A solar cell includes P-type and N-type diffusion regions. Solar radiation impinging on the solar cell creates electrons and holes that migrate to the diffusion regions, thereby creating voltage differentials between the diffusion regions. In a backside contact solar cell, both the diffusion regions and the metal contact fingers coupled to them are on the backside of the solar cell. The contact fingers allow an external electrical circuit to be coupled to and be powered by the solar cell.
[0003] Efficiency is an important characteristic of a solar cell as it is directly related to the solar cell’s capability to generate power. Accordingly, techniques for improving the fabrication process, reducing the cost of manufacturing and increasing the efficiency of solar cells are generally desirable. Such techniques include forming polysilicon and heterojunction layers on silicon substrates through thermal processes wherein the present disclosure allows for increased solar cell efficiency. These or other similar embodiments form the background of the current disclosure.
OBJECT OF THE INVENTION
[0004] It is an object of the present invention to at least substantially satisfy the above desire.
AH25(10339311 1):TCW 2 2015210421 09 May 2017
SUMMARY
[0005] In a first aspect, the present invention provides a method for manufacturing a solar cell comprising a silicon substrate, the silicon substrate having a first side and a second side opposite the first side, and the method comprising: depositing a silicon layer over a thin dielectric layer on the first side; forming a layer of doping material over the silicon layer; forming an oxide layer over the layer of doping material; patterning the oxide layer, the layer of doping material and the silicon layer; growing an oxide layer and raising the temperature to drive the dopants from the layer of doping material into the silicon layer; doping the silicon layer with dopants from the layer of doping material to form a crystallized doped polysilicon layer; depositing a wide band gap doped semiconductor and an anti-reflective coating on the first side of the solar cell; and depositing a wide band gap doped semiconductor and an anti-reflective coating on the second side of the solar cell.
[0006] There is also disclosed herein a solar cell, comprising: a silicon substrate; a first emitter region disposed on a surface of the silicon substrate and comprising a layer of a wide band gap doped semiconductor of a first conductivity type; a second emitter region disposed on the surface of the silicon substrate and comprising a crystalline doped silicon layer of a second conductivity type disposed on a thin dielectric layer; and first and second contacts disposed on, and electrically connected to, the first and second emitter regions, respectively.
[0007] There is also disclosed a method for manufacturing a solar cell comprising a silicon substrate, the silicon substrate having a front side configured to face the sun during normal operation and a back side opposite the front side, and the method comprising: providing a silicon substrate having a thin dielectric layer on the back side, and a deposited silicon layer over the thin dielectric layer; forming a layer of doping material over the deposited silicon layer;
AH26(12985920_2):JBL 3 2015210421 07 Aug 2015 forming an oxide layer over the layer of doping material; partially removing the oxide layer, the layer of doping material and the deposited silicon layer in an interdigitated pattern; growing an oxide layer while simultaneously raising the temperature to drive the dopants from the layer of doping material into the deposited silicon layer; doping the deposited silicon layer with dopants from the layer of doping material to form a crystallized doped polysilicon layer; depositing a wide band gap doped semiconductor and an anti-reflective coating on the back side of the solar cell; and depositing a wide band gap doped semiconductor and anti-reflective coating on the front side of the solar cell.
[0008] There is also disclosed a method for manufacturing a solar cell comprising a silicon substrate, the silicon substrate having a front side configured to face the sun during normal operation and a back side opposite the front side, and the method comprising: providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer; forming an oxide layer over the doped silicon layer; partially removing the oxide layer and doped silicon layer in an interdigitated pattern; etching the exposed silicon substrate to form a texturized silicon region; growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the doped silicon layer is crystallized to form a doped polysilicon layer; depositing a wide band gap doped amorphous silicon and an anti-reflective coating on the back side of the solar cell; and depositing a wide band gap doped amorphous silicon and anti-reflective coating on the front side of the solar cell.
[0009] There is also disclosed a method for manufacturing a solar cell comprising a silicon substrate, the silicon substrate having a front side configured to face the sun during normal operation and a back side opposite the front side, and the method comprising: providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer; forming an oxide layer over the doped silicon layer; partially removing the oxide layer and doped silicon layer in an interdigitated pattern;
AH25(10339311_1):TCW 4 2015210421 07 Aug 2015 growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer; depositing a wide band gap doped semiconductor on the back side of the solar cell; and depositing a wide band gap doped semiconductor and anti-reflective coating on the front side of the solar cell.
BRIEF DESCRIPTION OF THE DRAWINGS
[0010] Preferred embodiments of the invention will be described hereinafter, by way of examples only, with reference to the accompanying drawings.
[0011] FIG. 1-12 are cross-sectional representations of a solar cell being fabricated in accordance with an embodiment of the invention [0012] FIG. 13-18 are cross-sectional representations of a solar cell being fabricated in accordance with an another embodiment of the invention
DETAILED DESCRIPTION
[0013] The following detailed description is merely illustrative in nature and is not intended to limit the embodiments of the subject matter or the application and uses of such embodiments.
As used herein, the word “exemplary” means “serving as an example, instance, or illustration.” Any implementation described herein as exemplary is not necessarily to be construed as preferred or advantageous over other implementations. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field, background, brief summary or the following detailed description.
[0014] A method of manufacturing solar cells is disclosed. The method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a deposited silicon layer over the thin dielectric layer, forming a layer of doping material over the a deposited silicon layer, forming an oxide layer over the layer of doping material, partially removing the oxide layer, the layer of doping material and the deposited silicon layer in an interdigitated pattern, growing an oxide layer while simultaneously raising the temperature to drive the dopants from the layer of doping material into the deposited silicon layer, doping the deposited silicon layer
AH25(10339311 1):TCW 5 2015210421 07 Aug 2015 with dopants from the layer of doping material to form a crystallized doped polysilicon layer, depositing a wide band gap doped semiconductor and an anti-reflective coating on the back side of the solar cell, and depositing a wide band gap doped semiconductor and anti-reflective coating on the front side of the solar cell.
[0015] Another method of manufacturing solar cells is disclosed. The method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a deposited silicon layer over the thin dielectric layer, forming a layer of doping material over the deposited silicon layer, forming an oxide layer over the layer of doping material, partially removing the oxide layer, the layer of doping material and the deposited silicon layer in an interdigitated pattern, etching the exposed silicon substrate to form a texturized silicon region, growing an oxide layer while simultaneously raising the temperature to drive the dopants from the layer of doping material into the deposited silicon layer, doping the deposited silicon layer with dopants from the layer of doping material to form a doped polysilicon layer, covering a first thick layer of wide band gap doped amorphous silicon and anti-reflective coating on the back side of the solar cell, covering an second thin layer of wide band gap doped amorphous silicon and anti reflective coating on the front side of the solar cell and wherein the thin layer is less than 10% to 30% of the thickness of the thick layer.
[0016] Still another method of manufacturing solar cells is disclosed. The method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer, forming an oxide layer over the doped silicon layer, partially removing the oxide layer and doped silicon layer in an interdigitated pattern, growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer, depositing a wide band gap doped semiconductor on the back side of the solar cell, and depositing a wide band gap doped semiconductor and anti-reflective coating on the front side of the solar cell.
[0017] Still another method of manufacturing solar cells is disclosed. The method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer, forming an oxide layer over the doped silicon layer, partially removing the oxide layer and doped silicon layer in an interdigitated pattern, etching the exposed silicon substrate to form a texturized silicon region, growing a silicon oxide layer over
AH25(10339311_1):TCW 6 2015210421 07 Aug 2015 the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer, depositing a wide band gap doped amorphous silicon and an anti-reflective coating on the back side of the solar cell, and depositing a wide band gap doped amorphous silicon and anti-reflective coating on the front side of the solar cell.
[0018] Yet another embodiment for a method of manufacturing solar cells is disclosed. The method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer, forming an oxide layer over the doped silicon layer, partially removing the oxide layer and doped silicon layer in an interdigitated pattern, etching the exposed silicon substrate to form a texturized silicon region, growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer, simultaneously depositing a wide band gap doped amorphous silicon and an anti-reflective coating over the front side and back side of the solar cell, partially removing the wide band gap doped semiconductor and oxide layer to form a series of contact openings, and simultaneously forming a first metal grid being electrically coupled to the doped polysilicon layer and a second metal grid being electrically coupled to an emitter region on the back side of the solar cell.
[0019] An improved technique for manufacturing solar cells is to provide a thin dielectric layer and a deposited silicon layer on the back side of a silicon substrate. Regions of doped polysilicon can be formed by dopant driving into deposited silicon layers, or by in-situ formation of doped polysilicon regions. An oxide layer and a layer of a wide band gap doped semiconductor can then be formed on the front and back sides of the solar cell. One variant involves texturizing the front and back surfaces prior to formation of the oxide and wide band gap doped semiconductor formation. Contact holes can then be formed through the upper layers to expose the doped polysilicon regions. A metallization process then can be performed to form contacts onto the doped polysilicon layer. A second group of contacts can also be formed by directly connecting metal to emitter regions on the silicon substrate formed by the wide band gap semiconductor layer positioned between regions of the doped polysilicon on the back side of the solar cell.
AH25( 10339311_1):TCW 7 2015210421 07 Aug 2015 [0020] The various tasks performed in connection with manufacturing processes are shown in FIGS. 1-18. Also, several of the various tasks need not be performed in the illustrated order, and it can be incorporated into a more comprehensive procedure, process or fabrication having additional functionality not described in detail herein.
[0021] FIGS. 1-3 illustrate an embodiment for fabricating a solar cell 100 comprising a silicon substrate 102, a thin dielectric layer 106, and a deposited silicon layer 104. In some embodiments, the silicon substrate 102 can be cleaned, polished, planarized, and/or thinned or otherwise processed prior to the formation of the thin dielectric layer 106. The thin dielectric layer 106 and deposited silicon layer 104 can be grown through a thermal process. A layer of doping material 108 followed by a first oxide layer 110 can be deposited over the deposited silicon layer 104 through conventional deposition process. The layer of doping material 108 can comprise a doping material, or dopant, 109, but is not limited to, a layer of positive-type doping material such as boron or a layer of negative-type doping material such as phosphorous. Although the thin dielectric layer 106 and deposited silicon layer 104 are described as being grown by a thermal process or deposited through conventional deposition process, respectively, as with any other formation, deposition, or growth process step described or recited here, each layer or substance can be formed using any appropriate process. For example, a chemical vapor deposition (CVD) process, low-pressure CVD (LPCVD), atmospheric pressure CVD (APCVD), plasma-enhanced CVD (PECVD), thermal growth, sputtering, as well as any other desired technique can be used where formation is described. Thus, and similarly, the doping material 108 can be formed on the substrate by a deposition technique, sputter, or print process, such as inkjet printing or screen printing.
[0022] FIG. 4 illustrates the same solar cell 100 from FIG. 1-3 after performing a material removal process to form an exposed polysilicon region 124. Some examples of a material removal process include a mask and etch process, a laser ablation process, and other similar techniques. The exposed polysilicon region 124 and layer of doping material 108 can be formed into any desired shape, including an interdigitated pattern. Where a masking process is used, it can be performed using a screen printer or an inkjet printer to apply a mask ink in predefined interdigitated pattern. Thus, conventional chemical wet etching techniques can be used to remove the mask ink resulting in the interdigitated pattern of exposed polysilicon regions 124 and layer of doping material 108. In at least one embodiment, portions or the entirety of the first oxide layer 110 can be removed. This can be accomplished in the same etching or ablation
AH25(10339311_1):TCW 8 2015210421 07 Aug 2015 process in which regions of the deposited silicon layer 104, and dielectric layer 106 are removed, as shown in FIGS. 4 and 5.
[0023] With reference to FIG. 5, the solar cell 100 can undergo a second etching process resulting in etching the exposed polysilicon regions 124 to form a first texturized silicon region 130 on the back side of the solar cell and a second texturized silicon region 132 on the front side of the solar cell for increased solar radiation collection. A texturized surface can be one which has a regular or an irregular shaped surface for scattering incoming light, decreasing the amount of light reflected back off the surface of the solar cell.
[0024] With reference to FIG. 6, the solar cell 100 can be heated 140 to drive the doping material 109 from the layer of doping material 108 into the deposited silicon layer 104. The same heating 140 can also form a silicon oxide or a second oxide layer 112 over the layer of doping material 108 and first texturized silicon region 130. During this process a third oxide layer can be grown 114 over the second texturized silicon region 132. Both the oxide layers 112, 114 can comprise high quality oxide. A high-quality oxide is a low interface state density oxide typically grown by thermal oxidation at temperatures greater than 900 degrees Celsius which can provide for improved passivation.
[0025] With reference to FIG. 7, the deposited silicon layer 104 can therefore be doped with the doping material 109 from the layer of dopant material 108 to form a doped polysilicon layer 150. In one embodiment, forming a doped polysilicon layer can be accomplished by growing an oxide layer while simultaneously raising the temperature to drive the dopants 109 from the layer of doping material 108 into the deposited silicon layer 104, wherein doping the deposited silicon layer 104 with dopants 109 from the layer of doping material 108 form a crystallized doped polysilicon layer or a doped polysilicon layer 150. In one of several embodiments, the doped polysilicon layer 150 can comprise a layer of positively doped polysilicon given a positive-type doping material is used. In the illustrated embodiment, the silicon substrate 102 comprises bulk N-type silicon substrate. In some embodiments, the doped polysilicon layer 150 can comprise a layer of negatively doped polysilicon if a negative-type doping material is used. In one embodiment, the silicon substrate 102 should comprise bulk P-type silicon substrate.
AH25(10339311_1):TCW 9 2015210421 07 Aug 2015 [0026] With reference to FIG. 8, a first wide band gap doped semiconductor layer 160 can be deposited on the back side of the solar cell 100. In one embodiment, the first wide band gap doped semiconductor layer 160 is partially conductive with a resistivity of at least 10 ohm-cm.
In the same embodiment it can have a band gap greater than 1.05 electron-Volts (eV) acting as a heterojunction in areas of the back side of the solar cell now covered by the first texturized silicon region 130 and by the second oxide layer 112. Examples of a wide band gap doped semiconductor include Silicon carbide and Aluminum Galium Nitride. Any other wide band gap doped semiconductor material which exhibits the properties and characteristics described above can also be used. The first wide band gap doped semiconductor layer 160 can be composed of a first thick wide band gap doped amorphous silicon layer.
[0027] With reference to FIG. 9, a second wide band gap doped semiconductor 162 can be deposited over the second texturized silicon region 132 on the front side of the solar cell 100. In one embodiment, both the wide band gap doped semiconductor layers 160, 162 on the back side and front side of the solar cell 100 can comprise a wide band gap negative-type doped semiconductor. In another embodiment, the second wide band gap doped semiconductor 162 can be relatively thin as compared to the first thick wide band gap doped semiconductor layer. Thus, in some embodiments, the second thin wide band gap doped semiconductor layer can comprise of 10 to 30% of the thickness of the first thick wide band gap doped semiconductor layer. In yet another embodiment both wide band gap doped semiconductor layers 160,162 on the back side and front side of the solar cell respectively can comprise a wide band gap negative-type doped semiconductor or a wide band gap positive-type doped semiconductor. Subsequently, an anti-reflective coating (ARC) 170 can be deposited over the second wide band gap doped semiconductor 162 in the same process. In another embodiment, an anti-reflective coating 170 can be deposited over the first wide band gap doped semiconductor 160 in the same process. In some embodiments, the ARC 170 can be comprised of silicon nitride.
[0028] FIG. 10 illustrates the partial removal of the first wide band gap doped semiconductor 160, second oxide layer 112 and the layer of doping material 108 on the back side of the solar cell 100 to form a series of contact openings 180. In one embodiment, the removal technique can be accomplished using an ablation process. One such ablation process is a laser ablation process. In another embodiment, the removal technique can be any conventional etching processes such as screen printing or inkjet printing of a mask followed by an etching process.
AH25(10339311_1):TCW ίο 2015210421 07 Aug 2015 [0029] With reference to FIG. 11, a first metal grid or gridline 190 can be formed on the back side of the solar cell 100. The first metal gridline 190 can be electrically coupled to the doped polysilicon 150 within the contact openings 180. In one embodiment, the first metal gridline 190 can be formed through the contact openings 180 to the first wide band gap doped semiconductor 160, second oxide layer 112, and the layer of doping material 108 to connect a positive electrical terminal of an external electrical circuit to be powered by the solar cell.
[0030] With reference to FIG. 12, a second metal grid or gridline 192 can be formed on the back side of the solar cell 100, the second metal gridline 192 being electrically coupled to the second texturized silicon region 132. In one embodiment, the second metal gridline 192 can be coupled to the first wide band gap doped semiconductor 160, second oxide layer 112, and the first texturized silicon region 130 acting as a heterojunction in areas of the back side of the solar cell to connect to a negative electrical terminal of an external electrical circuit to be powered by the solar cell. In some embodiments the forming of metal grid lines referenced in FIGS. 11 and 12 can be performed through an electroplating process, screen printing process, inkjet process, plating onto a metal formed from aluminum metal nanoparticles or any other metallization or metal formation process step.
[0031] FIGS. 13-18 illustrate another embodiment of fabricating a solar cell 200. Unless otherwise specified below, the numerical indicators used to refer to components in FIGS. 13-18 are similar to those used to refer to components or features in FIGS. 1-12 above, except that the index has been incremented by 100.
[0032] With reference to FIG. 13-14, another embodiment for fabricating the solar cell 200 can comprise forming a first oxide layer 210, a thin dielectric layer 206, a doped polysilicon layer 250 over the silicon substrate 202. The silicon substrate 202 can be cleaned, polished, planarized, and/or thinned or otherwise processed prior to the formation of the thin dielectric layer 206 as discussed similarly above. The first oxide layer 210, dielectric layer 206 and doped polysilicon layer 250 can be grown through a thermal process. In one embodiment, growing the silicon oxide layer or oxide layer 210 over the back side of the solar cell by heating the silicon substrate 202 in an oxygenated environment, wherein a doped silicon layer is crystallized to form the doped polysilicon layer 250. In another embodiment, growing the doped polysilicon layer 250 over the dielectric layer 206 comprises growing a positively doped polysilicon, wherein the positively doped polysilicon can be comprised of a doping material 209 such as a
AH25(10339311_1):TCW 11 2015210421 07 Aug 2015 boron dopant. In another embodiment, negatively-doped polysilicon can be used. Although the thin dielectric layer 206 and doped polysilicon layer 250 are described as being grown by a thermal process or deposited through conventional deposition process, respectively, as with any other formation, deposition, or growth process step described or recited here, each layer or substance can be formed using any appropriate process as discussed earlier.
[0033] The solar cell 200 can be further processed by partially removing first oxide layer 210, the doped polysilicon layer 250 and dielectric layer 206 to reveal an exposed region of silicon substrate 220 in an interdigitated pattern using conventional masking and etching processes. In the case of using conventional masking and etching processes, an ablation process can be used. If an ablation process is used, the first oxide layer 210 can be left partially intact over the doped polysilicon layer 250 as illustrated in FIG. 14. In another embodiment, a screen print or inkjet printing technique coupled with a etching process can be used. In such an embodiment, the first oxide layer 210 can be etched away from the doped polysilicon layer 250.
[0034] With reference to FIG. 15, the exposed silicon substrate 220 and an exposed region on the front side of the solar cell 200 can be simultaneously etched to form a first texturized silicon surface 230 and second texturized silicon surface 232 for increased solar radiation collection.
[0035] With reference to FIG. 16, the solar cell 200 can be heated 240 to a temperature greater than 900 degrees Celsius while forming a second oxide layer 212 on back side and a third oxide layer 214 on the front side of the solar cell 200. In another embodiment, both the oxide layers 212, 214 can comprise of high quality oxide as discussed earlier.
[0036] With reference to FIG. 17, the first wide band gap doped semiconductor layer 260 can be simultaneously deposited on the back side and front side of the solar cell. The first wide band gap doped semiconductor layer 260 can be partially conductive having a resistivity greater than 10 ohm-cm. The first wide band gap doped semiconductor layer 260 also can have a band gap greater than 1.05 eV. Additionally, the first wide band gap semiconductor layer can act as a heterojunction in areas of the back side of the solar cell cover the first texturized silicon region 230 and the second oxide layer 212.
AH25(10339311_1):TCW 12 2015210421 07 Aug 2015 [0037] The first wide band gap doped semiconductor layer 260 can be 10% to 30% thicker than the second wide band gap doped semiconductor layer 262. In other embodiments, the thickness can vary below 10% or greater than 30% without deviating from the techniques described herein. Both the wide band gap doped semiconductor layers 260,262 can be positively-doped semiconductor, although in other embodiments with different substrate and polysilicon doped polarities, negatively-doped wide band gap semiconductor layers can also be used. Subsequently an anti-reflective coating (ARC) 270 can be deposited over the second wide band gap doped semiconductor 262. In one embodiment, the anti-reflective coating 270 can be comprised of silicon nitride. In some embodiments, the ARC can be deposited over the first wide band gap doped semiconductor layer 260 as well.
[0038] With reference to FIG. 18, the first wide band gap doped semiconductor layer 260 and second oxide layer 212 can be partially removed over the doped polysilicon layer 250 to form a series of contact openings similar to, and with a formative technique similar to, those described above with reference to FIG 10-12. Subsequently, a first metal gridline 290 can be formed on the back side of the solar cell 200 wherein the first metal gridline 290 can be electrically coupled to the doped polysilicon 250 within the contact openings. A second metal gridline 292 can be formed on the back side of the solar cell 200, the second metal gridline 292 being electrically coupled to the first texturized silicon region or N-type emitter region 230. In one embodiment, both the first and second metal gridlines can be formed simultaneously. Additional contact can then be made to the first and second metal gridlines 290, 292 by other components of an energy system incorporating solar cell 200.
[0039] While at least one exemplary embodiment has been presented in the foregoing detailed description, it should be appreciated that a vast number of variations exist. It should also be appreciated that the exemplary embodiment or embodiments described herein are not intended to limit the scope, applicability, or configuration of the claimed subject matter in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing the described embodiment or embodiments. It should be understood that various changes can be made in the function and arrangement of elements without departing from the scope defined by the claims, which includes known equivalents and foreseeable equivalents at the time of filing this patent application.
AH25(10339311_1):TCW
Claims (15)
1. A method for manufacturing a solar cell comprising a silicon substrate, the silicon substrate having a first side and a second side opposite the first side, and the method comprising: depositing a silicon layer over a thin dielectric layer on the first side; forming a layer of doping material over the silicon layer; forming an oxide layer over the layer of doping material; patterning the oxide layer, the layer of doping material and the silicon layer; growing an oxide layer and raising the temperature to drive the dopants from the layer of doping material into the silicon layer; doping the silicon layer with dopants from the layer of doping material to form a crystallized doped polysilicon layer; depositing a wide band gap doped semiconductor and an anti-reflective coating on the first side of the solar cell; and depositing a wide band gap doped semiconductor and an anti-reflective coating on the second side of the solar cell.
2. The method of claim 1, wherein forming the layer of doping material over the silicon layer comprises forming a layer of positive-type doping material over the silicon layer.
3. The method of claim 1, wherein forming the layer of doping material over the silicon layer comprises forming a layer of negative-type doping material over the silicon layer.
4. The method of claim 1, wherein depositing the wide band gap doped semiconductor on the first side of the solar cell and depositing the wide band gap doped semiconductor on the second side of the solar cell each comprises depositing a wide band gap doped amorphous silicon.
5. The method of claim 1, wherein depositing the wide band gap doped semiconductor on the first side of the solar cell and depositing the wide band gap doped semiconductor on the second side of the solar cell each comprises depositing a semiconductor with a band gap greater than 1.05 electron-Volts.
6. The method of claim 1, wherein patterning the oxide layer, the layer of doping material and the silicon layer comprises using an etching process to remove portions of the oxide layer, the layer of doping material and the silicon layer.
7. The method of claim 1, wherein patterning the oxide layer, the layer of doping material and the silicon layer comprises using an ablation process to remove portions of the oxide layer, the layer of doping material and the silicon layer.
8. The method of claim 1, wherein depositing the anti reflective coating on the second side of the solar cell comprises depositing silicon nitride.
9. The method of claim 1, wherein depositing the wide band gap doped semiconductor on the first side of the solar cell comprises depositing a partially conductive wide band gap doped semiconductor with resistivity of greater than 10 ohm-cm typical.
10. The method of claim 1, wherein depositing the wide band gap doped semiconductor on the first side of the solar cell and depositing the wide band gap doped semiconductor on the second side of the solar cell each comprises depositing a wide band gap negative-type doped semiconductor.
11. The method of claim 1, wherein depositing the wide band gap doped semiconductor on the first side of the solar cell and depositing the wide band gap doped semiconductor on the second side of the solar cell each comprises depositing a wide band gap positive-type doped semiconductor.
12. The method of claim 1, wherein patterning the oxide layer, the layer of doping material and the silicon layer further comprises subsequently etching the exposed silicon substrate to form a texturized silicon region.
13. The method of claim 1, further comprising partially removing the wide band gap doped semiconductor, oxide layer and the layer of doping material on the first side of the solar cell to form a series of contact openings.
14. The method of claim 13, further comprising forming a first metal grid on the first side of the solar cell, the first metal grid being electrically coupled to the crystallized doped polysilicon layer within the series of contact openings through the wide band gap doped semiconductor, oxide layer and layer of doping material.
15. The method of claim 14, wherein forming a first metal grid on the back side of the solar cell comprises forming a first metal grid comprising of aluminum.
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| AU2015210421A AU2015210421B9 (en) | 2011-12-21 | 2015-08-07 | Hybrid polysilicon heterojunction back contact cell |
| AU2017221854A AU2017221854A1 (en) | 2011-12-21 | 2017-09-01 | Hybrid polysilicon heterojunction back contact cell |
| AU2020200717A AU2020200717A1 (en) | 2011-12-21 | 2020-01-31 | Hybrid polysilicon heterojunction back contact cell |
Applications Claiming Priority (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/333,904 | 2011-12-21 | ||
| US13/333,904 US8597970B2 (en) | 2011-12-21 | 2011-12-21 | Hybrid polysilicon heterojunction back contact cell |
| US13/333,908 | 2011-12-21 | ||
| US13/333,908 US8679889B2 (en) | 2011-12-21 | 2011-12-21 | Hybrid polysilicon heterojunction back contact cell |
| AU2012358982A AU2012358982B2 (en) | 2011-12-21 | 2012-12-19 | Hybrid polysilicon heterojunction back contact cell |
| PCT/US2012/070709 WO2013096500A1 (en) | 2011-12-21 | 2012-12-19 | Hybrid polysilicon heterojunction back contact cell |
| AU2015210421A AU2015210421B9 (en) | 2011-12-21 | 2015-08-07 | Hybrid polysilicon heterojunction back contact cell |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2012358982A Division AU2012358982B2 (en) | 2011-12-21 | 2012-12-19 | Hybrid polysilicon heterojunction back contact cell |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2017221854A Division AU2017221854A1 (en) | 2011-12-21 | 2017-09-01 | Hybrid polysilicon heterojunction back contact cell |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| AU2015210421A1 AU2015210421A1 (en) | 2015-09-03 |
| AU2015210421B2 true AU2015210421B2 (en) | 2017-06-01 |
| AU2015210421B9 AU2015210421B9 (en) | 2017-11-09 |
Family
ID=48669465
Family Applications (4)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2012358982A Active AU2012358982B2 (en) | 2011-12-21 | 2012-12-19 | Hybrid polysilicon heterojunction back contact cell |
| AU2015210421A Active AU2015210421B9 (en) | 2011-12-21 | 2015-08-07 | Hybrid polysilicon heterojunction back contact cell |
| AU2017221854A Abandoned AU2017221854A1 (en) | 2011-12-21 | 2017-09-01 | Hybrid polysilicon heterojunction back contact cell |
| AU2020200717A Abandoned AU2020200717A1 (en) | 2011-12-21 | 2020-01-31 | Hybrid polysilicon heterojunction back contact cell |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2012358982A Active AU2012358982B2 (en) | 2011-12-21 | 2012-12-19 | Hybrid polysilicon heterojunction back contact cell |
Family Applications After (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2017221854A Abandoned AU2017221854A1 (en) | 2011-12-21 | 2017-09-01 | Hybrid polysilicon heterojunction back contact cell |
| AU2020200717A Abandoned AU2020200717A1 (en) | 2011-12-21 | 2020-01-31 | Hybrid polysilicon heterojunction back contact cell |
Country Status (7)
| Country | Link |
|---|---|
| JP (4) | JP6208682B2 (en) |
| KR (3) | KR102223562B1 (en) |
| CN (2) | CN104011881B (en) |
| AU (4) | AU2012358982B2 (en) |
| DE (1) | DE112012005381T5 (en) |
| TW (2) | TWI559563B (en) |
| WO (1) | WO2013096500A1 (en) |
Families Citing this family (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9054255B2 (en) | 2012-03-23 | 2015-06-09 | Sunpower Corporation | Solar cell having an emitter region with wide bandgap semiconductor material |
| CN103594541B (en) * | 2013-10-12 | 2017-01-04 | 南昌大学 | Polycrystalline silicon/monocrystalline silicon heterojunction structure for solaode and preparation method thereof |
| US9196758B2 (en) | 2013-12-20 | 2015-11-24 | Sunpower Corporation | Solar cell emitter region fabrication with differentiated p-type and n-type region architectures |
| WO2015122242A1 (en) * | 2014-02-13 | 2015-08-20 | シャープ株式会社 | Back-junction photoelectric conversion element and solar photovoltaic power generation system |
| US9837576B2 (en) * | 2014-09-19 | 2017-12-05 | Sunpower Corporation | Solar cell emitter region fabrication with differentiated P-type and N-type architectures and incorporating dotted diffusion |
| US9520507B2 (en) * | 2014-12-22 | 2016-12-13 | Sunpower Corporation | Solar cells with improved lifetime, passivation and/or efficiency |
| US9997652B2 (en) * | 2015-03-23 | 2018-06-12 | Sunpower Corporation | Deposition approaches for emitter layers of solar cells |
| US20160284917A1 (en) * | 2015-03-27 | 2016-09-29 | Seung Bum Rim | Passivation Layer for Solar Cells |
| US11355657B2 (en) * | 2015-03-27 | 2022-06-07 | Sunpower Corporation | Metallization of solar cells with differentiated p-type and n-type region architectures |
| US9525083B2 (en) * | 2015-03-27 | 2016-12-20 | Sunpower Corporation | Solar cell emitter region fabrication with differentiated P-type and N-type architectures and incorporating a multi-purpose passivation and contact layer |
| FR3037721B1 (en) * | 2015-06-19 | 2019-07-19 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | PROCESS FOR PRODUCING A PHOTOVOLTAIC CELL WITH HETEROJUNCTION AND PHOTOVOLTAIC CELL THUS OBTAINED |
| CN108028290B (en) * | 2015-09-14 | 2019-09-03 | 夏普株式会社 | Photo-electric conversion element |
| US9502601B1 (en) | 2016-04-01 | 2016-11-22 | Sunpower Corporation | Metallization of solar cells with differentiated P-type and N-type region architectures |
| CN107611183B (en) * | 2016-06-30 | 2020-06-19 | 比亚迪股份有限公司 | Cell, cell matrix, solar cell and preparation method of cell |
| US11233162B2 (en) | 2017-03-31 | 2022-01-25 | The Boeing Company | Method of processing inconsistencies in solar cell devices and devices formed thereby |
| CN111108609A (en) | 2017-09-22 | 2020-05-05 | 荷兰应用自然科学研究组织Tno | Interdigitated back contact solar cell with p-type conductivity |
| CN109308470B (en) * | 2018-09-28 | 2021-01-01 | 武汉华星光电技术有限公司 | Fingerprint sensing device and manufacturing method thereof |
| CN111834470A (en) * | 2019-03-26 | 2020-10-27 | 福建金石能源有限公司 | Cross-mesh electrical contact back contact heterojunction battery and assembly manufacturing method |
| CN113284794B (en) * | 2021-02-25 | 2023-03-24 | 宁夏隆基乐叶科技有限公司 | Doping method of silicon substrate, solar cell and manufacturing method of solar cell |
| CN115548155A (en) | 2021-06-30 | 2022-12-30 | 晶科绿能(上海)管理有限公司 | Solar cell and photovoltaic module |
| CN114823973A (en) * | 2022-04-20 | 2022-07-29 | 通威太阳能(眉山)有限公司 | P-type back contact solar cell and preparation method thereof |
| CN114792743A (en) * | 2022-05-05 | 2022-07-26 | 通威太阳能(眉山)有限公司 | Solar cell, preparation method thereof and photovoltaic system |
| CN115312633B (en) * | 2022-10-11 | 2023-02-17 | 金阳(泉州)新能源科技有限公司 | Mask-layer-free combined passivation back contact battery and preparation method thereof |
| CN117673207A (en) * | 2024-02-01 | 2024-03-08 | 通威太阳能(眉山)有限公司 | Preparation method of solar cell, solar cell and photovoltaic module |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7119271B2 (en) * | 2001-10-12 | 2006-10-10 | The Boeing Company | Wide-bandgap, lattice-mismatched window layer for a solar conversion device |
Family Cites Families (33)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4152824A (en) * | 1977-12-30 | 1979-05-08 | Mobil Tyco Solar Energy Corporation | Manufacture of solar cells |
| US5057439A (en) * | 1990-02-12 | 1991-10-15 | Electric Power Research Institute | Method of fabricating polysilicon emitters for solar cells |
| JP4511146B2 (en) * | 2003-09-26 | 2010-07-28 | 三洋電機株式会社 | Photovoltaic element and manufacturing method thereof |
| EP1763086A1 (en) * | 2005-09-09 | 2007-03-14 | Interuniversitair Micro-Elektronica Centrum | Photovoltaic cell with thick silicon oxide and silicon nitride passivation and fabrication method |
| US7375378B2 (en) * | 2005-05-12 | 2008-05-20 | General Electric Company | Surface passivated photovoltaic devices |
| US7468485B1 (en) * | 2005-08-11 | 2008-12-23 | Sunpower Corporation | Back side contact solar cell with doped polysilicon regions |
| US20070169808A1 (en) * | 2006-01-26 | 2007-07-26 | Kherani Nazir P | Solar cell |
| US7737357B2 (en) * | 2006-05-04 | 2010-06-15 | Sunpower Corporation | Solar cell having doped semiconductor heterojunction contacts |
| US8008575B2 (en) * | 2006-07-24 | 2011-08-30 | Sunpower Corporation | Solar cell with reduced base diffusion area |
| TW200947725A (en) * | 2008-01-24 | 2009-11-16 | Applied Materials Inc | Improved HIT solar cell structure |
| WO2009096539A1 (en) * | 2008-01-30 | 2009-08-06 | Kyocera Corporation | Solar battery element and solar battery element manufacturing method |
| KR101155343B1 (en) * | 2008-02-25 | 2012-06-11 | 엘지전자 주식회사 | Fabrication method of back contact solar cell |
| KR20100136542A (en) * | 2008-04-09 | 2010-12-28 | 어플라이드 머티어리얼스, 인코포레이티드 | Simplified back contact for polysilicon emitter solar cells |
| US7851698B2 (en) * | 2008-06-12 | 2010-12-14 | Sunpower Corporation | Trench process and structure for backside contact solar cells with polysilicon doped regions |
| US8242354B2 (en) * | 2008-12-04 | 2012-08-14 | Sunpower Corporation | Backside contact solar cell with formed polysilicon doped regions |
| CN101777603B (en) * | 2009-01-08 | 2012-03-07 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Method for manufacturing back contact solar energy batteries |
| KR101142861B1 (en) * | 2009-02-04 | 2012-05-08 | 엘지전자 주식회사 | Solar cell and manufacturing method of the same |
| JP5461028B2 (en) * | 2009-02-26 | 2014-04-02 | 三洋電機株式会社 | Solar cell |
| CN102349166A (en) * | 2009-03-10 | 2012-02-08 | 三洋电机株式会社 | Process for producing solar battery, and solar battery |
| BRPI1009416A2 (en) * | 2009-03-30 | 2016-03-01 | Sanyo Electric Co | solar cell. |
| DE102009024598A1 (en) * | 2009-06-10 | 2011-01-05 | Institut Für Solarenergieforschung Gmbh | Solar cell with contact structure with low recombination losses as well as production process for such solar cells |
| KR101141219B1 (en) * | 2010-05-11 | 2012-05-04 | 엘지전자 주식회사 | Solar cell and method for manufacturing the same |
| EP2293351B1 (en) * | 2009-09-07 | 2017-04-12 | Lg Electronics Inc. | Solar cell |
| KR101146736B1 (en) * | 2009-09-14 | 2012-05-17 | 엘지전자 주식회사 | Solar cell |
| US8465909B2 (en) * | 2009-11-04 | 2013-06-18 | Varian Semiconductor Equipment Associates, Inc. | Self-aligned masking for solar cell manufacture |
| US20110132444A1 (en) * | 2010-01-08 | 2011-06-09 | Meier Daniel L | Solar cell including sputtered reflective layer and method of manufacture thereof |
| JP5627243B2 (en) * | 2010-01-28 | 2014-11-19 | 三洋電機株式会社 | Solar cell and method for manufacturing solar cell |
| US8932724B2 (en) * | 2010-06-07 | 2015-01-13 | General Atomics | Reflective coating, pigment, colored composition, and process of producing a reflective pigment |
| KR20120068226A (en) * | 2010-12-17 | 2012-06-27 | 엘지전자 주식회사 | Method for manufacturing solar cell |
| KR101292061B1 (en) * | 2010-12-21 | 2013-08-01 | 엘지전자 주식회사 | Thin film solar cell |
| KR101773837B1 (en) * | 2011-01-21 | 2017-09-01 | 엘지전자 주식회사 | Solar cell and the method of manufacturing the same |
| CN102185030B (en) * | 2011-04-13 | 2013-08-21 | 山东力诺太阳能电力股份有限公司 | Preparation method of back contact HIT solar battery based on N-type silicon wafer |
| CN102437243B (en) * | 2011-12-08 | 2013-11-20 | 常州天合光能有限公司 | Heterojunction with intrinsic thin layer (HIT) solar cell structure with heterogeneous floating junction back passivation, and preparation process thereof |
-
2012
- 2012-12-19 KR KR1020207010360A patent/KR102223562B1/en active IP Right Grant
- 2012-12-19 TW TW101148468A patent/TWI559563B/en active
- 2012-12-19 DE DE112012005381.8T patent/DE112012005381T5/en active Pending
- 2012-12-19 CN CN201280063686.8A patent/CN104011881B/en active Active
- 2012-12-19 KR KR1020147019770A patent/KR101991791B1/en active IP Right Grant
- 2012-12-19 CN CN201610206738.2A patent/CN106252457B/en active Active
- 2012-12-19 AU AU2012358982A patent/AU2012358982B2/en active Active
- 2012-12-19 TW TW105129024A patent/TWI685984B/en active
- 2012-12-19 KR KR1020197017298A patent/KR102101408B1/en active Application Filing
- 2012-12-19 JP JP2014548850A patent/JP6208682B2/en active Active
- 2012-12-19 WO PCT/US2012/070709 patent/WO2013096500A1/en active Application Filing
-
2015
- 2015-08-07 AU AU2015210421A patent/AU2015210421B9/en active Active
-
2017
- 2017-09-01 AU AU2017221854A patent/AU2017221854A1/en not_active Abandoned
- 2017-09-07 JP JP2017171897A patent/JP6411604B2/en active Active
-
2018
- 2018-09-26 JP JP2018180765A patent/JP6701295B2/en active Active
-
2020
- 2020-01-31 AU AU2020200717A patent/AU2020200717A1/en not_active Abandoned
- 2020-05-01 JP JP2020081590A patent/JP7120514B2/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7119271B2 (en) * | 2001-10-12 | 2006-10-10 | The Boeing Company | Wide-bandgap, lattice-mismatched window layer for a solar conversion device |
Also Published As
| Publication number | Publication date |
|---|---|
| AU2020200717A1 (en) | 2020-02-20 |
| CN106252457A (en) | 2016-12-21 |
| KR20140106701A (en) | 2014-09-03 |
| JP2017228796A (en) | 2017-12-28 |
| KR102223562B1 (en) | 2021-03-04 |
| DE112012005381T5 (en) | 2014-09-04 |
| TWI685984B (en) | 2020-02-21 |
| AU2015210421A1 (en) | 2015-09-03 |
| JP2015505167A (en) | 2015-02-16 |
| AU2017221854A1 (en) | 2017-09-21 |
| AU2012358982B2 (en) | 2015-05-07 |
| JP2020129689A (en) | 2020-08-27 |
| CN106252457B (en) | 2018-10-12 |
| JP6701295B2 (en) | 2020-05-27 |
| CN104011881B (en) | 2016-05-04 |
| TW201344931A (en) | 2013-11-01 |
| KR20200039850A (en) | 2020-04-16 |
| JP2019024107A (en) | 2019-02-14 |
| JP6411604B2 (en) | 2018-10-24 |
| KR102101408B1 (en) | 2020-04-17 |
| AU2012358982A1 (en) | 2014-07-03 |
| TWI559563B (en) | 2016-11-21 |
| CN104011881A (en) | 2014-08-27 |
| KR20190073594A (en) | 2019-06-26 |
| KR101991791B1 (en) | 2019-06-21 |
| JP6208682B2 (en) | 2017-10-04 |
| WO2013096500A1 (en) | 2013-06-27 |
| JP7120514B2 (en) | 2022-08-17 |
| AU2015210421B9 (en) | 2017-11-09 |
| TW201707224A (en) | 2017-02-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11637213B2 (en) | Hybrid polysilicon heterojunction back contact cell | |
| AU2015210421B2 (en) | Hybrid polysilicon heterojunction back contact cell | |
| US8679889B2 (en) | Hybrid polysilicon heterojunction back contact cell | |
| US10957809B2 (en) | Solar cell having an emitter region with wide bandgap semiconductor material |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FGA | Letters patent sealed or granted (standard patent) | ||
| SREP | Specification republished | ||
| PC | Assignment registered |
Owner name: MAXEON SOLAR PTE. LTD. Free format text: FORMER OWNER(S): SUNPOWER CORPORATION |
|
| GM | Mortgages registered |
Name of requester: DB TRUSTEES (HONG KONG) LIMITED |