AU2003257999A1 - Method and compositions for hardening photoresist in etching processes - Google Patents
Method and compositions for hardening photoresist in etching processesInfo
- Publication number
- AU2003257999A1 AU2003257999A1 AU2003257999A AU2003257999A AU2003257999A1 AU 2003257999 A1 AU2003257999 A1 AU 2003257999A1 AU 2003257999 A AU2003257999 A AU 2003257999A AU 2003257999 A AU2003257999 A AU 2003257999A AU 2003257999 A1 AU2003257999 A1 AU 2003257999A1
- Authority
- AU
- Australia
- Prior art keywords
- compositions
- etching processes
- hardening photoresist
- photoresist
- hardening
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title 2
- 238000005530 etching Methods 0.000 title 1
- 239000000203 mixture Substances 0.000 title 1
- 229920002120 photoresistant polymer Polymers 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/219,995 US6923920B2 (en) | 2002-08-14 | 2002-08-14 | Method and compositions for hardening photoresist in etching processes |
| US10/219,995 | 2002-08-14 | ||
| PCT/US2003/024137 WO2004017390A1 (en) | 2002-08-14 | 2003-07-31 | Method and compositions for hardening photoresist in etching processes |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| AU2003257999A1 true AU2003257999A1 (en) | 2004-03-03 |
Family
ID=31886605
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2003257999A Abandoned AU2003257999A1 (en) | 2002-08-14 | 2003-07-31 | Method and compositions for hardening photoresist in etching processes |
Country Status (8)
| Country | Link |
|---|---|
| US (2) | US6923920B2 (enExample) |
| EP (1) | EP1529308A1 (enExample) |
| JP (1) | JP2005535936A (enExample) |
| KR (1) | KR100990064B1 (enExample) |
| CN (1) | CN100423191C (enExample) |
| AU (1) | AU2003257999A1 (enExample) |
| TW (1) | TWI307121B (enExample) |
| WO (1) | WO2004017390A1 (enExample) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6962878B2 (en) * | 2003-04-17 | 2005-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method to reduce photoresist mask line dimensions |
| US7005386B1 (en) * | 2003-09-05 | 2006-02-28 | Advanced Micro Devices, Inc. | Method for reducing resist height erosion in a gate etch process |
| JP2005109068A (ja) * | 2003-09-30 | 2005-04-21 | Sanyo Electric Co Ltd | 半導体装置およびその製造方法 |
| US20050147926A1 (en) * | 2004-01-02 | 2005-07-07 | Nanya Technology Corporation | Method for processing photoresist |
| US20060154184A1 (en) * | 2005-01-12 | 2006-07-13 | International Business Machines Corporation | Method for reducing feature line edge roughness |
| KR100674967B1 (ko) * | 2005-04-06 | 2007-01-26 | 삼성전자주식회사 | 더블 패터닝 방식을 이용한 미세 피치를 갖는 포토레지스트패턴 형성방법 |
| US7390753B2 (en) * | 2005-11-14 | 2008-06-24 | Taiwan Semiconductor Mfg. Co., Ltd. | In-situ plasma treatment of advanced resists in fine pattern definition |
| JP5362176B2 (ja) * | 2006-06-12 | 2013-12-11 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| US8298958B2 (en) * | 2008-07-17 | 2012-10-30 | Lam Research Corporation | Organic line width roughness with H2 plasma treatment |
| JP5128421B2 (ja) | 2008-09-04 | 2013-01-23 | 東京エレクトロン株式会社 | プラズマ処理方法およびレジストパターンの改質方法 |
| JP5544914B2 (ja) * | 2010-02-15 | 2014-07-09 | 大日本印刷株式会社 | 反射型マスクの製造方法 |
| KR101348655B1 (ko) * | 2010-03-24 | 2014-01-08 | 한국전자통신연구원 | 미세유체 제어 장치 및 그 제조 방법 |
| JP5142236B1 (ja) * | 2011-11-15 | 2013-02-13 | エルシード株式会社 | エッチング方法 |
| US9105587B2 (en) * | 2012-11-08 | 2015-08-11 | Micron Technology, Inc. | Methods of forming semiconductor structures with sulfur dioxide etch chemistries |
| JP6017928B2 (ja) * | 2012-11-09 | 2016-11-02 | 東京エレクトロン株式会社 | プラズマエッチング方法及びプラズマエッチング装置 |
| CN103021925A (zh) * | 2012-12-21 | 2013-04-03 | 上海宏力半导体制造有限公司 | Sti的制作工艺、沟槽的刻蚀方法和光刻胶的处理方法 |
| CN106662816B (zh) * | 2014-07-08 | 2020-10-23 | 东京毅力科创株式会社 | 负性显影剂相容性的光致抗蚀剂组合物及使用方法 |
| JP6736314B2 (ja) * | 2015-06-30 | 2020-08-05 | エイブリック株式会社 | 半導体装置の製造方法 |
| CN107564803B (zh) * | 2017-08-31 | 2020-04-17 | 京东方科技集团股份有限公司 | 刻蚀方法、工艺设备、薄膜晶体管器件及其制造方法 |
| KR102841479B1 (ko) | 2021-05-10 | 2025-07-31 | 삼성전자주식회사 | 반도체 장치의 제조 방법 |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5749389A (en) * | 1993-12-22 | 1998-05-12 | Liquid Air Corporation | Purgeable connection for gas supply cabinet |
| US5976769A (en) * | 1995-07-14 | 1999-11-02 | Texas Instruments Incorporated | Intermediate layer lithography |
| JPH09270420A (ja) | 1996-03-29 | 1997-10-14 | Nippon Steel Corp | 半導体装置の製造方法 |
| US5843835A (en) * | 1996-04-01 | 1998-12-01 | Winbond Electronics Corporation | Damage free gate dielectric process during gate electrode plasma etching |
| JP3484317B2 (ja) * | 1997-03-19 | 2004-01-06 | 沖電気工業株式会社 | 半導体装置の製造方法 |
| US6103632A (en) * | 1997-10-22 | 2000-08-15 | Applied Material Inc. | In situ Etching of inorganic dielectric anti-reflective coating from a substrate |
| US6121154A (en) * | 1997-12-23 | 2000-09-19 | Lam Research Corporation | Techniques for etching with a photoresist mask |
| US6121155A (en) * | 1998-12-04 | 2000-09-19 | Advanced Micro Devices | Integrated circuit fabrication critical dimension control using self-limiting resist etch |
| US6299788B1 (en) * | 1999-03-29 | 2001-10-09 | Mosel Vitelic Inc. | Silicon etching process |
| US6335292B1 (en) * | 1999-04-15 | 2002-01-01 | Micron Technology, Inc. | Method of controlling striations and CD loss in contact oxide etch |
| KR100447263B1 (ko) * | 1999-12-30 | 2004-09-07 | 주식회사 하이닉스반도체 | 식각 폴리머를 이용한 반도체 소자의 제조방법 |
| JP2001237218A (ja) | 2000-02-21 | 2001-08-31 | Nec Corp | 半導体装置の製造方法 |
| CN1196175C (zh) * | 2000-05-25 | 2005-04-06 | 凸版印刷株式会社 | 转印掩模的制造方法 |
| US6630288B2 (en) * | 2001-03-28 | 2003-10-07 | Advanced Micro Devices, Inc. | Process for forming sub-lithographic photoresist features by modification of the photoresist surface |
| US6673498B1 (en) * | 2001-11-02 | 2004-01-06 | Lsi Logic Corporation | Method for reticle formation utilizing metal vaporization |
-
2002
- 2002-08-14 US US10/219,995 patent/US6923920B2/en not_active Expired - Lifetime
-
2003
- 2003-07-31 AU AU2003257999A patent/AU2003257999A1/en not_active Abandoned
- 2003-07-31 WO PCT/US2003/024137 patent/WO2004017390A1/en not_active Ceased
- 2003-07-31 EP EP03788310A patent/EP1529308A1/en not_active Withdrawn
- 2003-07-31 JP JP2004529231A patent/JP2005535936A/ja active Pending
- 2003-07-31 KR KR1020057002028A patent/KR100990064B1/ko not_active Expired - Fee Related
- 2003-07-31 CN CNB038191784A patent/CN100423191C/zh not_active Expired - Fee Related
- 2003-08-07 TW TW092121695A patent/TWI307121B/zh not_active IP Right Cessation
-
2005
- 2005-06-20 US US11/157,782 patent/US20050230352A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| KR100990064B1 (ko) | 2010-10-26 |
| US6923920B2 (en) | 2005-08-02 |
| WO2004017390A1 (en) | 2004-02-26 |
| EP1529308A1 (en) | 2005-05-11 |
| US20040079727A1 (en) | 2004-04-29 |
| TW200407998A (en) | 2004-05-16 |
| CN100423191C (zh) | 2008-10-01 |
| JP2005535936A (ja) | 2005-11-24 |
| CN1689142A (zh) | 2005-10-26 |
| US20050230352A1 (en) | 2005-10-20 |
| KR20050047091A (ko) | 2005-05-19 |
| TWI307121B (en) | 2009-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU2003257999A1 (en) | Method and compositions for hardening photoresist in etching processes | |
| AU2003253961A1 (en) | Compositions and method for removing photoresist and/or resist residue | |
| AU2003262408A1 (en) | Method for removing photoresist and etch residues | |
| AU2003254254A1 (en) | Method for reducing pattern deformation and photoresist poisoning in semiconductor device fabrication | |
| AU2003235130A1 (en) | Method for removing photoresist | |
| AU2003275614A1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
| AU2003275615A1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
| AU2003296904A1 (en) | Wafer coating and singulation method | |
| AU2003269499A1 (en) | Semiconductor apparatus and fabrication method of the same | |
| AU2003227947A1 (en) | Circuit fabrication method | |
| AU2003262407A1 (en) | Method for removing photoresist and etch residues | |
| AU2003291351A1 (en) | Semiconductor component and method of manufacture | |
| AU2003236307A1 (en) | Plasma etching method and plasma etching device | |
| AU2003234794A1 (en) | Composition and method for temporarily fixing solid | |
| AU2003289430A1 (en) | Positive resist composition and method for forming resist pattern | |
| AU2003302061A1 (en) | Motor and method for manufacturing motor | |
| AU2003261865A1 (en) | Photoresist base material, method for purification thereof, and photoresist compositions | |
| AU2003250688A1 (en) | Power down system and method for integrated circuits | |
| GB2381532B (en) | Resist and etching by-product removing composition and resist removing method using the same | |
| AU2003212894A1 (en) | Compositions and methods for treating diarrhea | |
| AU2003247343A1 (en) | Multiple thickness semiconductor interconnect and method therefor | |
| AU2003252362A1 (en) | Etchant and etching method | |
| AU2003236353A1 (en) | Photopolymerizable composition | |
| AU2003265862A1 (en) | Semiconductor component and method of manufacture | |
| TWI315891B (en) | Pre-endpoint techniques in photoresist etching |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK6 | Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase |