ATE513275T1 - Produkt-summen-operations-schaltung und verfahren - Google Patents
Produkt-summen-operations-schaltung und verfahrenInfo
- Publication number
- ATE513275T1 ATE513275T1 AT04792704T AT04792704T ATE513275T1 AT E513275 T1 ATE513275 T1 AT E513275T1 AT 04792704 T AT04792704 T AT 04792704T AT 04792704 T AT04792704 T AT 04792704T AT E513275 T1 ATE513275 T1 AT E513275T1
- Authority
- AT
- Austria
- Prior art keywords
- product sum
- sum operations
- operations circuit
- sorting block
- product
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
- G06F7/5443—Sum of products
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
- G06F7/24—Sorting, i.e. extracting data from one or more carriers, rearranging the data in numerical or other ordered sequence, and rerecording the sorted data on the original carrier or on a different carrier or set of carriers sorting methods in general
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Biophysics (AREA)
- Biomedical Technology (AREA)
- Life Sciences & Earth Sciences (AREA)
- Health & Medical Sciences (AREA)
- Molecular Biology (AREA)
- General Health & Medical Sciences (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Evolutionary Computation (AREA)
- Data Mining & Analysis (AREA)
- Computational Linguistics (AREA)
- Artificial Intelligence (AREA)
- Neurology (AREA)
- Computer Hardware Design (AREA)
- Complex Calculations (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003356625A JP4620943B2 (ja) | 2003-10-16 | 2003-10-16 | 積和演算回路及びその方法 |
PCT/JP2004/015554 WO2005038704A2 (en) | 2003-10-16 | 2004-10-14 | Product-sum operation circuit and method |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE513275T1 true ATE513275T1 (de) | 2011-07-15 |
Family
ID=34463218
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT04792704T ATE513275T1 (de) | 2003-10-16 | 2004-10-14 | Produkt-summen-operations-schaltung und verfahren |
Country Status (7)
Country | Link |
---|---|
US (1) | US7747668B2 (de) |
EP (1) | EP1676225B1 (de) |
JP (1) | JP4620943B2 (de) |
KR (1) | KR100875937B1 (de) |
CN (1) | CN1998012B (de) |
AT (1) | ATE513275T1 (de) |
WO (1) | WO2005038704A2 (de) |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7610326B2 (en) * | 2002-09-18 | 2009-10-27 | Canon Kabushiki Kaisha | Arithmetic circuit for calculating a cumulative value as a result of parallel arithmetic processing |
JP4620943B2 (ja) | 2003-10-16 | 2011-01-26 | キヤノン株式会社 | 積和演算回路及びその方法 |
EP1676197B1 (de) * | 2003-10-16 | 2012-01-18 | Canon Kabushiki Kaisha | Betriebsschaltung und betriebssteuerverfahren dafür |
JP4579798B2 (ja) * | 2005-09-02 | 2010-11-10 | キヤノン株式会社 | 演算装置 |
JP5144177B2 (ja) * | 2007-08-31 | 2013-02-13 | キヤノン株式会社 | 情報処理装置 |
JP5160304B2 (ja) * | 2008-05-22 | 2013-03-13 | シャープ株式会社 | 抵抗変化型可変抵抗素子を備えた積演算装置、及び積和演算装置、これらの装置を各ニューロン素子に備えるニューラルネットワーク、並びに積演算方法 |
US20130046411A1 (en) * | 2011-08-15 | 2013-02-21 | Siemens Corporation | Electric Vehicle Load Management |
CN109328361B (zh) * | 2016-06-14 | 2020-03-27 | 多伦多大学管理委员会 | 用于深度神经网络的加速器 |
JP6556768B2 (ja) * | 2017-01-25 | 2019-08-07 | 株式会社東芝 | 積和演算器、ネットワークユニットおよびネットワーク装置 |
US20190005035A1 (en) * | 2017-05-31 | 2019-01-03 | Semiconductor Energy Laboratory Co., Ltd. | Information search system, intellectual property information search system, information search method, and intellectual property information search method |
CN109583577B (zh) * | 2017-09-29 | 2021-04-23 | 上海寒武纪信息科技有限公司 | 运算装置及方法 |
CN109753268B (zh) * | 2017-11-08 | 2021-02-02 | 北京思朗科技有限责任公司 | 多粒度并行运算乘法器 |
US10777566B2 (en) | 2017-11-10 | 2020-09-15 | Macronix International Co., Ltd. | 3D array arranged for memory and in-memory sum-of-products operations |
US10719296B2 (en) | 2018-01-17 | 2020-07-21 | Macronix International Co., Ltd. | Sum-of-products accelerator array |
US10957392B2 (en) | 2018-01-17 | 2021-03-23 | Macronix International Co., Ltd. | 2D and 3D sum-of-products array for neuromorphic computing system |
US10635398B2 (en) * | 2018-03-15 | 2020-04-28 | Macronix International Co., Ltd. | Voltage sensing type of matrix multiplication method for neuromorphic computing system |
JP2020009123A (ja) | 2018-07-06 | 2020-01-16 | ソニー株式会社 | 積和演算装置、積和演算回路及び積和演算方法 |
US11138497B2 (en) | 2018-07-17 | 2021-10-05 | Macronix International Co., Ltd | In-memory computing devices for neural networks |
US11636325B2 (en) | 2018-10-24 | 2023-04-25 | Macronix International Co., Ltd. | In-memory data pooling for machine learning |
US11562229B2 (en) | 2018-11-30 | 2023-01-24 | Macronix International Co., Ltd. | Convolution accelerator using in-memory computation |
US10672469B1 (en) | 2018-11-30 | 2020-06-02 | Macronix International Co., Ltd. | In-memory convolution for machine learning |
KR102243837B1 (ko) * | 2018-12-04 | 2021-04-23 | 한국과학기술원 | 기계 학습 연산을 처리하는 아날로그 회로, 이를 포함하는 학습 장치 및 이를 이용한 기계 학습 연산 방법 |
US11934480B2 (en) | 2018-12-18 | 2024-03-19 | Macronix International Co., Ltd. | NAND block architecture for in-memory multiply-and-accumulate operations |
US11119674B2 (en) | 2019-02-19 | 2021-09-14 | Macronix International Co., Ltd. | Memory devices and methods for operating the same |
US10783963B1 (en) | 2019-03-08 | 2020-09-22 | Macronix International Co., Ltd. | In-memory computation device with inter-page and intra-page data circuits |
US11132176B2 (en) | 2019-03-20 | 2021-09-28 | Macronix International Co., Ltd. | Non-volatile computing method in flash memory |
US10910393B2 (en) | 2019-04-25 | 2021-02-02 | Macronix International Co., Ltd. | 3D NOR memory having vertical source and drain structures |
US11573792B2 (en) | 2019-09-03 | 2023-02-07 | Samsung Electronics Co., Ltd. | Method and computing device with a multiplier-accumulator circuit |
CN214704607U (zh) * | 2020-04-17 | 2021-11-12 | 神盾股份有限公司 | 乘积和计算电路 |
US11737274B2 (en) | 2021-02-08 | 2023-08-22 | Macronix International Co., Ltd. | Curved channel 3D memory device |
TWI783854B (zh) * | 2021-03-17 | 2022-11-11 | 神盾股份有限公司 | 乘積和運算裝置 |
US11916011B2 (en) | 2021-04-14 | 2024-02-27 | Macronix International Co., Ltd. | 3D virtual ground memory and manufacturing methods for same |
US11710519B2 (en) | 2021-07-06 | 2023-07-25 | Macronix International Co., Ltd. | High density memory with reference memory using grouped cells and corresponding operations |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07113942B2 (ja) * | 1989-01-31 | 1995-12-06 | 富士通株式会社 | ニューロチップによる結合器 |
EP0468229A3 (en) * | 1990-07-27 | 1994-01-26 | Hnc Inc | A neural network with expert system functionality |
US5058594A (en) * | 1990-08-29 | 1991-10-22 | Quantum Medical Systems, Incorporated | Direct velocity estimator for ultrasound blood flow imaging |
US5465371A (en) * | 1991-01-29 | 1995-11-07 | Ricoh Company Ltd. | Sorter for sorting data based on a plurality of reference value data |
JP2866754B2 (ja) | 1991-03-27 | 1999-03-08 | 三菱電機株式会社 | 演算処理装置 |
JP3172278B2 (ja) * | 1991-09-18 | 2001-06-04 | 松下電器産業株式会社 | ニューラルネットワーク回路 |
JP3034372B2 (ja) | 1992-01-31 | 2000-04-17 | 三菱電機株式会社 | ニューロコンピュータ |
JPH06332670A (ja) * | 1993-05-19 | 1994-12-02 | Nec Corp | 加算回路付きソート処理装置 |
DE69430528T2 (de) * | 1994-07-28 | 2003-01-02 | Ibm | Such/Sortier-Schaltung für Neuronalnetzwerke |
US5907842A (en) * | 1995-12-20 | 1999-05-25 | Intel Corporation | Method of sorting numbers to obtain maxima/minima values with ordering |
US5880981A (en) * | 1996-08-12 | 1999-03-09 | Hitachi America, Ltd. | Method and apparatus for reducing the power consumption in a programmable digital signal processor |
JP3476328B2 (ja) * | 1997-02-27 | 2003-12-10 | 沖電気工業株式会社 | ピーク評価装置およびピーク評価方法 |
JP2000172674A (ja) * | 1998-12-04 | 2000-06-23 | Fujitsu Ltd | 逆dct演算装置および逆dct演算方法 |
US6906850B2 (en) * | 2000-12-28 | 2005-06-14 | Texas Instruments Incorporated | Capacitively coupled micromirror |
JP2003015863A (ja) * | 2001-07-03 | 2003-01-17 | Matsushita Electric Ind Co Ltd | 演算処理装置、マイクロプロセッサ装置及び無線局装置 |
US7610326B2 (en) | 2002-09-18 | 2009-10-27 | Canon Kabushiki Kaisha | Arithmetic circuit for calculating a cumulative value as a result of parallel arithmetic processing |
EP1676197B1 (de) | 2003-10-16 | 2012-01-18 | Canon Kabushiki Kaisha | Betriebsschaltung und betriebssteuerverfahren dafür |
JP4620943B2 (ja) | 2003-10-16 | 2011-01-26 | キヤノン株式会社 | 積和演算回路及びその方法 |
-
2003
- 2003-10-16 JP JP2003356625A patent/JP4620943B2/ja not_active Expired - Fee Related
-
2004
- 2004-10-14 EP EP04792704A patent/EP1676225B1/de not_active Not-in-force
- 2004-10-14 CN CN2004800303136A patent/CN1998012B/zh not_active Expired - Fee Related
- 2004-10-14 WO PCT/JP2004/015554 patent/WO2005038704A2/en active Application Filing
- 2004-10-14 KR KR1020067009482A patent/KR100875937B1/ko not_active IP Right Cessation
- 2004-10-14 AT AT04792704T patent/ATE513275T1/de not_active IP Right Cessation
-
2005
- 2005-02-10 US US11/055,283 patent/US7747668B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
WO2005038704A3 (en) | 2006-08-31 |
EP1676225A2 (de) | 2006-07-05 |
CN1998012A (zh) | 2007-07-11 |
JP4620943B2 (ja) | 2011-01-26 |
CN1998012B (zh) | 2010-11-10 |
US7747668B2 (en) | 2010-06-29 |
KR100875937B1 (ko) | 2008-12-26 |
EP1676225B1 (de) | 2011-06-15 |
KR20060083429A (ko) | 2006-07-20 |
WO2005038704A2 (en) | 2005-04-28 |
US20050138100A1 (en) | 2005-06-23 |
JP2005122465A (ja) | 2005-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE513275T1 (de) | Produkt-summen-operations-schaltung und verfahren | |
ATE542176T1 (de) | Betriebsschaltung und betriebssteuerverfahren dafür | |
CY1108471T1 (el) | Μεθοδος για την παραγωγη εστερων σκοπινης | |
TW200517923A (en) | Improved portrayal of navigation objects | |
DE50310711D1 (de) | Verfahren, datenverarbeitungseinrichtung und computerprogrammprodukt zur datenverarbeitung | |
DE602006012292D1 (de) | Verfahren zur datenverarbeitung mit modularer potenzierung und dazugehörige vorrichtung | |
TWI266170B (en) | Area efficient charge pump | |
SG150572A1 (en) | Coding model selection | |
DE602005025307D1 (de) | Datenverarbeitungsvorrichtung und Verfahren dergleichen | |
TW200500940A (en) | Simd integer multiply high with round and shift | |
ATE364867T1 (de) | Verfahren und gerät zur ausführung effizienter arithmetikoperationen in hardware | |
ATE504037T1 (de) | Vorrichtung und verfahren für konfigurierbare verarbeitung | |
DE602006021601D1 (de) | Verfahren zur gleichzeitigen skalarmultiplikation | |
DE602005015076D1 (de) | Kontext-Menü, das Abhängigkeits-Beziehungen für Gegenstände unterschiedlicher Art bereitstellt | |
TW200519633A (en) | Method and apparatus for multiplying based on booth's algorithm | |
FI20031453A (fi) | Järjestely ja menetelmä tiedon tarjoamiseksi käyttäjälle | |
EP1467279A4 (de) | Betriebsvorrichtung und betriebssystem | |
DE60305821D1 (de) | Verfahren zum Wiegen von Poststücken | |
WO2006018630A3 (en) | Task allocation method and apparatus | |
TW200420011A (en) | Insertion sorter | |
WO2003093970A3 (de) | Vorrichtung und verfahren zum berechnen eines ganzzahligen quotienten | |
MY149827A (en) | Information processing apparatus, information processing system and information processing method | |
WO2004104918A3 (en) | Dna based number system and arithmetic | |
GB2419204A (en) | Conditional rate modelling | |
TW200612329A (en) | Galois field multiplier and multiplication method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |