ATE392697T1 - Bitzeilen-selektions-dekodierung und schaltung für doppelbitspeicher mit doppelbitselektion - Google Patents
Bitzeilen-selektions-dekodierung und schaltung für doppelbitspeicher mit doppelbitselektionInfo
- Publication number
- ATE392697T1 ATE392697T1 AT02368071T AT02368071T ATE392697T1 AT E392697 T1 ATE392697 T1 AT E392697T1 AT 02368071 T AT02368071 T AT 02368071T AT 02368071 T AT02368071 T AT 02368071T AT E392697 T1 ATE392697 T1 AT E392697T1
- Authority
- AT
- Austria
- Prior art keywords
- bit
- selection
- double
- circuit
- double bit
- Prior art date
Links
- 230000009977 dual effect Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/24—Bit-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0441—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
- G11C16/0458—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates comprising two or more independent floating gates which store independent data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
- Dram (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US30373501P | 2001-07-06 | 2001-07-06 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE392697T1 true ATE392697T1 (de) | 2008-05-15 |
Family
ID=23173451
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT02368071T ATE392697T1 (de) | 2001-07-06 | 2002-07-05 | Bitzeilen-selektions-dekodierung und schaltung für doppelbitspeicher mit doppelbitselektion |
Country Status (7)
Country | Link |
---|---|
US (1) | US6643172B2 (de) |
EP (1) | EP1274094B1 (de) |
JP (1) | JP4263431B2 (de) |
KR (1) | KR100920315B1 (de) |
AT (1) | ATE392697T1 (de) |
DE (1) | DE60226100D1 (de) |
TW (1) | TWI231938B (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7190603B2 (en) * | 2004-05-07 | 2007-03-13 | Halo Lsi, Inc. | Nonvolatile memory array organization and usage |
JP4606239B2 (ja) * | 2005-04-26 | 2011-01-05 | Okiセミコンダクタ株式会社 | メモリアレイ回路 |
US7869246B2 (en) * | 2007-05-25 | 2011-01-11 | Marvell World Trade Ltd. | Bit line decoder architecture for NOR-type memory array |
US10134475B2 (en) * | 2015-03-31 | 2018-11-20 | Silicon Storage Technology, Inc. | Method and apparatus for inhibiting the programming of unselected bitlines in a flash memory system |
US10903360B1 (en) | 2020-01-13 | 2021-01-26 | International Business Machines Corporation | Vertically integrated memory cells with complementary pass transistor selectors |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9217743D0 (en) * | 1992-08-19 | 1992-09-30 | Philips Electronics Uk Ltd | A semiconductor memory device |
JP2565104B2 (ja) * | 1993-08-13 | 1996-12-18 | 日本電気株式会社 | 仮想接地型半導体記憶装置 |
KR100240418B1 (ko) * | 1996-12-31 | 2000-03-02 | 윤종용 | 반도체 독출 전용 메모리 및 그의 독출 방법 |
US6768165B1 (en) | 1997-08-01 | 2004-07-27 | Saifun Semiconductors Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
KR100263667B1 (ko) * | 1997-12-30 | 2000-08-01 | 김영환 | 슈미트 트리거 회로 |
US6181597B1 (en) * | 1999-02-04 | 2001-01-30 | Tower Semiconductor Ltd. | EEPROM array using 2-bit non-volatile memory cells with serial read operations |
US6081456A (en) * | 1999-02-04 | 2000-06-27 | Tower Semiconductor Ltd. | Bit line control circuit for a memory array using 2-bit non-volatile memory cells |
US6469935B2 (en) | 1999-08-05 | 2002-10-22 | Halo Lsi Design & Device Technology, Inc. | Array architecture nonvolatile memory and its operation methods |
US6248633B1 (en) * | 1999-10-25 | 2001-06-19 | Halo Lsi Design & Device Technology, Inc. | Process for making and programming and operating a dual-bit multi-level ballistic MONOS memory |
EP1246196B1 (de) | 2001-03-15 | 2010-02-17 | Halo, Inc. | Doppelbit MONOS Speicherzellgebrauch für breite Programbandbreite |
-
2002
- 2002-07-05 EP EP02368071A patent/EP1274094B1/de not_active Expired - Lifetime
- 2002-07-05 DE DE60226100T patent/DE60226100D1/de not_active Expired - Lifetime
- 2002-07-05 TW TW091114932A patent/TWI231938B/zh not_active IP Right Cessation
- 2002-07-05 AT AT02368071T patent/ATE392697T1/de not_active IP Right Cessation
- 2002-07-05 JP JP2002197394A patent/JP4263431B2/ja not_active Expired - Fee Related
- 2002-07-06 KR KR1020020039107A patent/KR100920315B1/ko not_active IP Right Cessation
- 2002-07-08 US US10/190,633 patent/US6643172B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2003085992A (ja) | 2003-03-20 |
US20030031048A1 (en) | 2003-02-13 |
TWI231938B (en) | 2005-05-01 |
US6643172B2 (en) | 2003-11-04 |
JP4263431B2 (ja) | 2009-05-13 |
KR20030005066A (ko) | 2003-01-15 |
EP1274094A2 (de) | 2003-01-08 |
EP1274094A3 (de) | 2004-06-30 |
EP1274094B1 (de) | 2008-04-16 |
KR100920315B1 (ko) | 2009-10-07 |
DE60226100D1 (de) | 2008-05-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5159745B2 (ja) | 半導体メモリ | |
JP2004079161A (ja) | レイアウト面積を減らし、バンクごとに独立的な動作を実行することができるデコーダを有するフラッシュメモリ装置 | |
US6963502B2 (en) | Apparatus for dividing bank in flash memory | |
DE60116060D1 (de) | Rekonfigurierbare logik für einen rechner | |
TW200710662A (en) | Micro-tile memory interfaces | |
TW200710661A (en) | Memory controller interface for micro-tiled memory access | |
JP4217242B2 (ja) | 不揮発性半導体メモリ | |
US6545934B2 (en) | Semiconductor memory device having configuration suited for high integration | |
JP3743780B2 (ja) | フラッシュメモリ装置のロ―デコ―ダ | |
ATE392697T1 (de) | Bitzeilen-selektions-dekodierung und schaltung für doppelbitspeicher mit doppelbitselektion | |
EP1422718A2 (de) | Speicherschaltung | |
JP2008103643A (ja) | 不揮発性半導体メモリ | |
KR960700527A (ko) | 반도체 기억장치 | |
US5982701A (en) | Semiconductor memory device with reduced inter-band tunnel current | |
KR960008847A (ko) | 불휘발성 반도체기억장치의 셀특성 측정회로 | |
JP2005203742A (ja) | リードオンリーメモリでのカップリング現象を防止するためのビットセルアレイ | |
DE60230129D1 (de) | Zeilenauswahlschaltung für Speicherzellenarray | |
US6208581B1 (en) | Hybrid memory device and method for controlling same | |
TW200504756A (en) | Flash memory capable of utilizing one driving voltage output circuit to drive a plurality of word line drivers | |
KR100546342B1 (ko) | 반복적으로 배치되는 프리-디코딩된 신호선들의레이아웃을 개선시키는 로우 디코더 구조, 이를 구비한반도체 메모리 장치, 및 그 방법 | |
JP2004280867A (ja) | 不揮発性半導体記憶装置 | |
KR100676614B1 (ko) | 동작 성능을 향상시키기 위한 개선된 구조를 가지는 플래시 메모리 장치 | |
KR100939116B1 (ko) | 프리차지 시 전류소모를 줄일 수 있는 반도체 메모리 소자 | |
JP4872976B2 (ja) | 強誘電体メモリ装置 | |
JP2009116968A (ja) | メモリ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |