ATE378609T1 - Effiziente schaltarchitektur mit verringerten stub-längen - Google Patents

Effiziente schaltarchitektur mit verringerten stub-längen

Info

Publication number
ATE378609T1
ATE378609T1 AT04789202T AT04789202T ATE378609T1 AT E378609 T1 ATE378609 T1 AT E378609T1 AT 04789202 T AT04789202 T AT 04789202T AT 04789202 T AT04789202 T AT 04789202T AT E378609 T1 ATE378609 T1 AT E378609T1
Authority
AT
Austria
Prior art keywords
switching
switching architecture
stub length
efficient switching
signals
Prior art date
Application number
AT04789202T
Other languages
English (en)
Inventor
Fang Xu
Original Assignee
Teradyne Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Teradyne Inc filed Critical Teradyne Inc
Application granted granted Critical
Publication of ATE378609T1 publication Critical patent/ATE378609T1/de

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/07364Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card with provisions for altering position, number or connection of probe tips; Adapting to differences in pitch
    • G01R1/07385Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card with provisions for altering position, number or connection of probe tips; Adapting to differences in pitch using switching of signals between probe tips and test bed, i.e. the standard contact matrix which in its turn connects to the tester
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/319Tester hardware, i.e. output processing circuits
    • G01R31/31903Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31905Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/15Interconnection of switching modules
    • H04L49/1515Non-blocking multistage, e.g. Clos
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q3/00Selecting arrangements
    • H04Q3/42Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored program
    • H04Q3/54575Software application
    • H04Q3/54591Supervision, e.g. fault localisation, traffic measurements, avoiding errors, failure recovery, monitoring, statistical analysis
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/55Prevention, detection or correction of errors
    • H04L49/555Error detection
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1302Relay switches
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1304Coordinate switches, crossbar, 4/2 with relays, coupling field
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13076Distributing frame, MDF, cross-connect switch
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1316Service observation, testing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13166Fault prevention

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Electronic Switches (AREA)
  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
  • Radar Systems Or Details Thereof (AREA)
  • Control Of Motors That Do Not Use Commutators (AREA)
AT04789202T 2003-09-30 2004-09-29 Effiziente schaltarchitektur mit verringerten stub-längen ATE378609T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/675,083 US6958598B2 (en) 2003-09-30 2003-09-30 Efficient switching architecture with reduced stub lengths

Publications (1)

Publication Number Publication Date
ATE378609T1 true ATE378609T1 (de) 2007-11-15

Family

ID=34377044

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04789202T ATE378609T1 (de) 2003-09-30 2004-09-29 Effiziente schaltarchitektur mit verringerten stub-längen

Country Status (7)

Country Link
US (2) US6958598B2 (de)
EP (1) EP1668376B1 (de)
JP (1) JP2007507715A (de)
CN (1) CN100587509C (de)
AT (1) ATE378609T1 (de)
DE (1) DE602004010162T2 (de)
WO (1) WO2005033722A1 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6958598B2 (en) * 2003-09-30 2005-10-25 Teradyne, Inc. Efficient switching architecture with reduced stub lengths
US9244111B2 (en) * 2003-10-17 2016-01-26 Ronald P. Clarridge Amperage/voltage loop calibrator with loop diagnostics
US7248058B2 (en) * 2003-10-17 2007-07-24 Clarridge Ronald P Testing and calibration device with diagnostics
US7450568B2 (en) * 2003-12-05 2008-11-11 Cisco Technology, Inc. System and method for managing a VolP network
JP2008516205A (ja) * 2004-10-08 2008-05-15 ヴェリジー(シンガポール) プライベート リミテッド フィーチャ指向型テストプログラムの開発と実行
TWI253566B (en) * 2004-12-23 2006-04-21 Accton Technology Corp Setting method to increase the throughput
US20080001955A1 (en) * 2006-06-29 2008-01-03 Inventec Corporation Video output system with co-layout structure
JP2011520219A (ja) * 2008-04-15 2011-07-14 コト テクノロジー,インコーポレーテッド 改良されたフォームcリレーおよびそのリレーを使用するパッケージ
US7975189B2 (en) * 2008-11-14 2011-07-05 Trelliware Technologies, Inc. Error rate estimation/application to code-rate adaption
TWI372874B (en) * 2009-03-11 2012-09-21 Star Techn Inc Method for configuring a combinational switching matrix and testing system for semiconductor devices using the same
US9445795B2 (en) * 2009-10-16 2016-09-20 Confluent Surgical, Inc. Prevention of premature gelling of delivery devices for pH dependent forming materials
CN102128956B (zh) * 2010-01-19 2013-06-19 中芯国际集成电路制造(上海)有限公司 测试座连接板
US9097757B2 (en) * 2011-04-14 2015-08-04 National Instruments Corporation Switching element system and method
KR20140000855A (ko) * 2012-06-26 2014-01-06 삼성전자주식회사 테스트 인터페이스 보드 및 테스트 시스템
TW201412027A (zh) * 2012-09-14 2014-03-16 Chicony Electronics Co Ltd 矩陣測試方法、系統及電壓時脈控制方法
TWI493194B (zh) * 2013-07-15 2015-07-21 Mpi Corp Probe module with feedback test function
US9500675B2 (en) 2013-07-15 2016-11-22 Mpi Corporation Probe module supporting loopback test
TWI489113B (zh) * 2013-07-15 2015-06-21 Mpi Corp A probe card that switches the signal path
US9453883B2 (en) * 2014-03-04 2016-09-27 Advantest Corporation Distributed power supply architecture in automatic test equipment
TWI583960B (zh) * 2015-06-05 2017-05-21 Mpi Corp Probe module with feedback test function (3)
TWI583961B (zh) * 2015-06-05 2017-05-21 Mpi Corp 具回授測試功能之探針模組(一)
CN110703795B (zh) * 2019-09-27 2020-09-15 南京航空航天大学 一种基于切换拓扑的无人机群协同安全控制方法
CN114264914B (zh) * 2021-12-08 2025-04-25 北京航天测控技术有限公司 矩阵开关自检方法、矩阵开关及自动测试系统

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3435417A (en) * 1965-08-04 1969-03-25 Sylvania Electric Prod Electronic switching system
JPS5233405A (en) * 1975-09-10 1977-03-14 Oki Electric Ind Co Ltd Semiconductor device
JPS5856312B2 (ja) 1980-02-22 1983-12-14 明星電気株式会社 スイツチネツトワ−ク制御方式
US4620304A (en) * 1982-09-13 1986-10-28 Gen Rad, Inc. Method of and apparatus for multiplexed automatic testing of electronic circuits and the like
FR2538912B1 (fr) 1982-12-30 1985-06-14 Thomson Csf Equipement de test automatique
US4635250A (en) * 1984-04-13 1987-01-06 International Business Machines Corporation Full-duplex one-sided cross-point switch
EP0161683B1 (de) * 1984-05-17 1993-08-11 Nec Corporation Optische Schalteinrichtung
CA1284904C (en) * 1986-01-31 1991-06-18 Kazuo Hajikano Optical space switch
JPS63244993A (ja) * 1987-03-30 1988-10-12 Fujitsu Ltd 光通話路スイツチ
JPS646777A (en) * 1987-06-29 1989-01-11 Advantest Corp Head for linear lsi test system
FR2659819B1 (fr) * 1990-03-14 1992-05-29 Alcatel Nv Reseau de commutation a trajets multiples et a autoacheminement pour la commutation de cellules a multiplexage temporel asynchrone.
JPH0440384A (ja) * 1990-06-05 1992-02-10 Sumitomo Electric Ind Ltd センサ回路
US5124638A (en) * 1991-02-22 1992-06-23 Genrad, Inc. Automatic circuit tester employing a three-dimensional switch-matrix layout
US5124636A (en) * 1991-02-22 1992-06-23 Genrad, Inc. Tester interconnect system
US5440550A (en) * 1991-07-01 1995-08-08 Telstra Corporation Limited High speed switching architecture
FI95854C (fi) * 1992-04-23 1996-03-25 Nokia Telecommunications Oy Menetelmä sekä digitaalinen ristikytkentäarkkitehtuuri SDH-signaalien ristikytkentää varten
US5243272A (en) * 1992-05-13 1993-09-07 Genrad, Inc. Method of testing control matrices employing distributed source return
US5319261A (en) * 1992-07-30 1994-06-07 Aptix Corporation Reprogrammable interconnect architecture using fewer storage cells than switches
US5371786A (en) * 1993-09-29 1994-12-06 At&T Bell Corp. Electronic cross-connect system
JPH07245034A (ja) * 1994-03-06 1995-09-19 Yokogawa Hewlett Packard Ltd スイッチの接点構造およびスイッチマトリックスの接点構造
US5751868A (en) * 1995-07-03 1998-05-12 Bell Communications Research, Inc. Asymetrically dilated optical cross connect switches
JP3006680B2 (ja) * 1997-01-31 2000-02-07 日本電気株式会社 光伝送装置
US6084873A (en) * 1997-03-18 2000-07-04 3Com Corporation Method for bypassing telephone network
US6018523A (en) * 1997-10-22 2000-01-25 Lucent Technologies, Inc. Switching networks having improved layouts
US6125112A (en) * 1998-03-23 2000-09-26 3Com Corporation Non-buffered, non-blocking multistage ATM switch
JP3391374B2 (ja) * 1998-12-25 2003-03-31 富士通株式会社 クロスポイントスイッチ回路および基本スイッチセル電子回路
US6236300B1 (en) * 1999-03-26 2001-05-22 R. Sjhon Minners Bistable micro-switch and method of manufacturing the same
US6594261B1 (en) * 1999-12-22 2003-07-15 Aztech Partners, Inc. Adaptive fault-tolerant switching network with random initial routing and random routing around faults
JP2001296333A (ja) * 2000-04-14 2001-10-26 Yokogawa Electric Corp Icテスタ
US6591285B1 (en) * 2000-06-16 2003-07-08 Shuo-Yen Robert Li Running-sum adder networks determined by recursive construction of multi-stage networks
JP3681658B2 (ja) * 2001-07-04 2005-08-10 Nec化合物デバイス株式会社 マトリックス・スイッチ装置
US20030043015A1 (en) * 2001-08-28 2003-03-06 Jack Gershfeld Matrix switcher with three-dimensional orientation of printed circuit boards
US7113505B2 (en) * 2001-12-17 2006-09-26 Agere Systems Inc. Mesh architecture for synchronous cross-connects
KR100488478B1 (ko) * 2002-10-31 2005-05-11 서승우 다중 입력/출력 버퍼형 교환기
US6958598B2 (en) * 2003-09-30 2005-10-25 Teradyne, Inc. Efficient switching architecture with reduced stub lengths

Also Published As

Publication number Publication date
US20070025257A1 (en) 2007-02-01
CN1860377A (zh) 2006-11-08
US6958598B2 (en) 2005-10-25
US20050068898A1 (en) 2005-03-31
US7863888B2 (en) 2011-01-04
EP1668376A1 (de) 2006-06-14
CN100587509C (zh) 2010-02-03
DE602004010162T2 (de) 2008-10-30
DE602004010162D1 (de) 2007-12-27
WO2005033722A1 (en) 2005-04-14
JP2007507715A (ja) 2007-03-29
EP1668376B1 (de) 2007-11-14

Similar Documents

Publication Publication Date Title
ATE378609T1 (de) Effiziente schaltarchitektur mit verringerten stub-längen
WO2007031855A3 (en) Techniques to provide measurement pilot transmission information in wireless networks
WO2006033683A3 (en) Receiver circuit using nanotube-based switches and transistors
KR910020735A (ko) 반도체 기억장치
DE60319502D1 (de) Verfahren zur Wiedererstellung von Transportnetzwerken
DE59904556D1 (de) Schaltungsanordnung mit deaktivierbarem scanpfad
US7532094B2 (en) Linear antenna switch arm and a field effect transistor
GB2454438A (en) Multiple output multiple topology voltage converter
JP2009200651A5 (de)
TW200737712A (en) Common input/output terminal control circuit
ATE463903T1 (de) Brückeschnittstellenschaltung
WO2002075335A3 (en) Test system formatters
DE59913403D1 (de) Verbindungsknoten für ein Kabelübertragungsnetzwerk
JP2000258500A5 (de)
DE50012569D1 (de) Bussystem
ATE413731T1 (de) Modifizierte, sich wiederholende zellenvergleichstechnik für integrierte schaltungen
DE50102016D1 (de) Elektronisches sicherheitsschaltgerät
CA2365891A1 (en) Priority encoder circuit and method for content addressable memory
NO20032984L (no) Kontrollanordning basert pa buss-teknologi
ATE383719T1 (de) Für vergrösserte kapazität konfigurierbares kommunikationssystem
ATE355998T1 (de) Fehlertolerantes system
DE60120978D1 (de) Einfache chipidentifizierung
US8120421B2 (en) Circuit structure free from test effect and testing method thereof
US6765295B1 (en) Multiplexing system and method for crossing signals on a single metal layer of an integrated circuit
US8798044B2 (en) Orthogonal channel data switch

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties