ATE301838T1 - Scan-test- system und -methode zum manipulieren der logik-werte, die während normalbetrieb konstant bleiben - Google Patents

Scan-test- system und -methode zum manipulieren der logik-werte, die während normalbetrieb konstant bleiben

Info

Publication number
ATE301838T1
ATE301838T1 AT01986347T AT01986347T ATE301838T1 AT E301838 T1 ATE301838 T1 AT E301838T1 AT 01986347 T AT01986347 T AT 01986347T AT 01986347 T AT01986347 T AT 01986347T AT E301838 T1 ATE301838 T1 AT E301838T1
Authority
AT
Austria
Prior art keywords
scan test
logic value
operations
during normal
constant
Prior art date
Application number
AT01986347T
Other languages
English (en)
Inventor
Rajeev Sethia
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE301838T1 publication Critical patent/ATE301838T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541—Scan latches or cell details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns
    • G01R31/318547—Data generators or compressors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
AT01986347T 2000-10-02 2001-10-02 Scan-test- system und -methode zum manipulieren der logik-werte, die während normalbetrieb konstant bleiben ATE301838T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US67793900A 2000-10-02 2000-10-02
PCT/EP2001/011403 WO2002029422A2 (en) 2000-10-02 2001-10-02 A scan test system and method for manipulating logic values that remain constant during normal operations

Publications (1)

Publication Number Publication Date
ATE301838T1 true ATE301838T1 (de) 2005-08-15

Family

ID=24720722

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01986347T ATE301838T1 (de) 2000-10-02 2001-10-02 Scan-test- system und -methode zum manipulieren der logik-werte, die während normalbetrieb konstant bleiben

Country Status (8)

Country Link
EP (1) EP1368672B1 (de)
JP (1) JP2004510985A (de)
KR (1) KR20020062647A (de)
CN (1) CN1717589A (de)
AT (1) ATE301838T1 (de)
DE (1) DE60112616T2 (de)
TW (1) TW561270B (de)
WO (1) WO2002029422A2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2840074A1 (fr) * 2002-05-22 2003-11-28 Koninkl Philips Electronics Nv Cellule de tension fixe pour circuit integre
US10386411B2 (en) 2017-08-23 2019-08-20 Stmicroelectronics International N.V. Sequential test access port selection in a JTAG interface

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5774477A (en) * 1995-12-22 1998-06-30 Lucent Technologies Inc. Method and apparatus for pseudorandom boundary-scan testing

Also Published As

Publication number Publication date
TW561270B (en) 2003-11-11
WO2002029422A3 (en) 2003-10-09
KR20020062647A (ko) 2002-07-26
EP1368672B1 (de) 2005-08-10
WO2002029422A2 (en) 2002-04-11
DE60112616D1 (de) 2005-09-15
JP2004510985A (ja) 2004-04-08
DE60112616T2 (de) 2006-06-22
CN1717589A (zh) 2006-01-04
EP1368672A2 (de) 2003-12-10

Similar Documents

Publication Publication Date Title
WO2002095942A3 (en) Dual-edge triggered dynamic logic
ATE421098T1 (de) Schaltung mit asynchron arbeitenden komponenten
JPS6483169A (en) Integrated circuit device
DE602006013339D1 (de) Ic-testverfahren und vorrichtung
SE9801671D0 (sv) Integrated circuit and method for bringing an integrated circuit to execute instructions
WO2004084277A3 (en) Retiming circuits using a cut-based approach
MXPA03002064A (es) Arreglo de circuito y procedimiento para detectar un ataque indeseado en un circuito integrado.
KR880003247A (ko) 반도체 집적회로장치
ATE472106T1 (de) Ic-testverfahren und vorrichtung
ATE381051T1 (de) Verfahren und vorrichtung zur kopplung von signalen zwischen zwei schaltungen, in verschiedenen taktbereichen arbeitend
WO2004102803A3 (en) A scalable scan-path test point insertion technique
DE60043119D1 (de) Ständige anwendung und dekompression von prüfmustern zu einer zu testenden integrierten schaltung
KR880014475A (ko) 반도체 집적회로장치
WO2006063043A3 (en) Reduced signaling interface method & apparatus
SG10201805776PA (en) Sequential circuit having increased negative setup time
ATE301838T1 (de) Scan-test- system und -methode zum manipulieren der logik-werte, die während normalbetrieb konstant bleiben
KR940006230A (ko) 반도체 집적회로장치 및 그 기능시험방법
WO2003027696A3 (de) Elektronischer baustein und verfahren zu dessen qualifizierungsmessung
DE69430344D1 (de) Synchronizierungsvorrichtung asynchroner Schaltungen für Überprüfungsoperationen
DE60135735D1 (de) Verfahren und prüfschnittstelle zum überprüfen von digitalschaltungen
TW200609761A (en) Logic test method, logic modular data, device data, and logic test equipment
Huhn et al. A hybrid embedded multichannel test compression architecture for low-pin count test environments in safety-critical systems
ATE403879T1 (de) Verfahren und produktpalette zum prüfen elektronischer produkte
WO2003067274A3 (en) Method and device for detecting faults on integrated circuits
TW369636B (en) Semiconductor integrated circuit and its testing method

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties