ATE266209T1 - Automatisches gerät für testbarkeitsanalyse - Google Patents
Automatisches gerät für testbarkeitsanalyseInfo
- Publication number
- ATE266209T1 ATE266209T1 AT01943583T AT01943583T ATE266209T1 AT E266209 T1 ATE266209 T1 AT E266209T1 AT 01943583 T AT01943583 T AT 01943583T AT 01943583 T AT01943583 T AT 01943583T AT E266209 T1 ATE266209 T1 AT E266209T1
- Authority
- AT
- Austria
- Prior art keywords
- binary decision
- signal
- state
- given signal
- automatic device
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318371—Methodologies therefor, e.g. algorithms, procedures
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Investigating Or Analysing Biological Materials (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
- Automatic Analysis And Handling Materials Therefor (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0007354A FR2810126B1 (fr) | 2000-06-08 | 2000-06-08 | Outil automatique d'analyse de testabilite |
PCT/FR2001/001764 WO2001094960A1 (fr) | 2000-06-08 | 2001-06-07 | Outil automatique d'analyse de testabilite |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE266209T1 true ATE266209T1 (de) | 2004-05-15 |
Family
ID=8851099
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT01943583T ATE266209T1 (de) | 2000-06-08 | 2001-06-07 | Automatisches gerät für testbarkeitsanalyse |
Country Status (6)
Country | Link |
---|---|
US (1) | US20020156540A1 (de) |
EP (1) | EP1292839B1 (de) |
AT (1) | ATE266209T1 (de) |
DE (1) | DE60103154T2 (de) |
FR (1) | FR2810126B1 (de) |
WO (1) | WO2001094960A1 (de) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7551572B2 (en) * | 2005-10-21 | 2009-06-23 | Isilon Systems, Inc. | Systems and methods for providing variable protection |
US7739635B2 (en) * | 2007-05-10 | 2010-06-15 | International Business Machines Corporation | Conjunctive BDD building and variable quantification using case-splitting |
CN104515950B (zh) * | 2015-01-12 | 2018-05-22 | 华南师范大学 | 一种集成电路的内建自测试方法及应用 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5481717A (en) * | 1993-04-12 | 1996-01-02 | Kabushiki Kaisha Toshiba | Logic program comparison method for verifying a computer program in relation to a system specification |
US5572535A (en) * | 1994-07-05 | 1996-11-05 | Motorola Inc. | Method and data processing system for verifying the correct operation of a tri-state multiplexer in a circuit design |
US5752000A (en) * | 1994-08-02 | 1998-05-12 | Cadence Design Systems, Inc. | System and method for simulating discrete functions using ordered decision arrays |
FR2810127B1 (fr) * | 2000-06-08 | 2002-08-16 | Bull Sa | Procede pour mettre en evidence la dependance d'un signal en fonction d'un autre signal |
-
2000
- 2000-06-08 FR FR0007354A patent/FR2810126B1/fr not_active Expired - Fee Related
-
2001
- 2001-06-07 EP EP01943583A patent/EP1292839B1/de not_active Expired - Lifetime
- 2001-06-07 AT AT01943583T patent/ATE266209T1/de not_active IP Right Cessation
- 2001-06-07 DE DE60103154T patent/DE60103154T2/de not_active Expired - Lifetime
- 2001-06-07 WO PCT/FR2001/001764 patent/WO2001094960A1/fr active IP Right Grant
- 2001-06-07 US US10/049,023 patent/US20020156540A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
FR2810126A1 (fr) | 2001-12-14 |
US20020156540A1 (en) | 2002-10-24 |
DE60103154D1 (de) | 2004-06-09 |
WO2001094960A1 (fr) | 2001-12-13 |
DE60103154T2 (de) | 2005-06-09 |
EP1292839A1 (de) | 2003-03-19 |
EP1292839B1 (de) | 2004-05-06 |
FR2810126B1 (fr) | 2004-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE602006013339D1 (de) | Ic-testverfahren und vorrichtung | |
KR950020755A (ko) | 일치 검출 회로를 갖고 있는 반도체 메모리 디바이스 및 테스트 방법 | |
TW200736901A (en) | Method and device for monitoring operations of computer system | |
AU2003250369A8 (en) | A digital system and method for testing analogue and mixed-signal circuits or systems | |
EP0444825A2 (de) | Registerschaltung für Abfragedurchlauf | |
DE69704888D1 (de) | Steuerschaltung für den Datenausgang für eine Halbleiterspeicheranordnung mit einer Pipelinestruktur | |
WO2002029568A3 (en) | A test access port (tap) controller system and method to debug internal intermediate scan test faults | |
ATE266209T1 (de) | Automatisches gerät für testbarkeitsanalyse | |
ES8609738A1 (es) | Una instalacion para comprobar circuitos electronicos fun- cionales | |
US7111212B2 (en) | Debugging system for semiconductor integrated circuit | |
ATE370424T1 (de) | Automatisches detektieren und routen von testsignalen | |
FR2790832B1 (fr) | Procede de test de circuits integres avec acces a des points de memorisation du circuit | |
DE69030209D1 (de) | Durch Ereigniss befähigte Prüfarchitektur für integrierte Schaltungen | |
US6892338B2 (en) | Analog/digital characteristics testing device and IC testing apparatus | |
KR900005474A (ko) | 개량된 검사 회로 | |
JPS645461B2 (de) | ||
DE60105168D1 (de) | Automatische Abtastprüfung von komplexen integrierten Schaltungen | |
KR970051435A (ko) | 멀티 비트 테스트 회로 및 그 테스트 방법 | |
MY122055A (en) | Method of testing integrated circuits | |
DE60103056T2 (de) | Verfahren zum nachweisen der abhängigkeit eines signals von einem anderen signal | |
KR930006962B1 (ko) | 반도체 시험방법 | |
KR100200361B1 (ko) | 별도의 테스트용 핀 없이 성능을 테스트할 수 있는 집적회로 | |
KR0143131B1 (ko) | 램 테스트를 위한 최적 데이타 발생기 | |
KR100263877B1 (ko) | 테스트데이터의시퀀싱방법 | |
KR960024424A (ko) | 롬(rom) 소자 테스트 방법 및 시스템 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |