ATE216789T1 - Integrierter scsi/ und ethernetsteuerungsschaltkreis für pci-lokalbus - Google Patents

Integrierter scsi/ und ethernetsteuerungsschaltkreis für pci-lokalbus

Info

Publication number
ATE216789T1
ATE216789T1 AT95300266T AT95300266T ATE216789T1 AT E216789 T1 ATE216789 T1 AT E216789T1 AT 95300266 T AT95300266 T AT 95300266T AT 95300266 T AT95300266 T AT 95300266T AT E216789 T1 ATE216789 T1 AT E216789T1
Authority
AT
Austria
Prior art keywords
noise
scsi
output buffers
digital
reduced
Prior art date
Application number
AT95300266T
Other languages
English (en)
Inventor
Chih-Siung Wu
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE216789T1 publication Critical patent/ATE216789T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Small-Scale Networks (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
AT95300266T 1994-01-24 1995-01-17 Integrierter scsi/ und ethernetsteuerungsschaltkreis für pci-lokalbus ATE216789T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/186,050 US6295572B1 (en) 1994-01-24 1994-01-24 Integrated SCSI and ethernet controller on a PCI local bus

Publications (1)

Publication Number Publication Date
ATE216789T1 true ATE216789T1 (de) 2002-05-15

Family

ID=22683460

Family Applications (1)

Application Number Title Priority Date Filing Date
AT95300266T ATE216789T1 (de) 1994-01-24 1995-01-17 Integrierter scsi/ und ethernetsteuerungsschaltkreis für pci-lokalbus

Country Status (6)

Country Link
US (1) US6295572B1 (de)
EP (1) EP0664513B1 (de)
JP (1) JP3976803B2 (de)
KR (1) KR950033877A (de)
AT (1) ATE216789T1 (de)
DE (1) DE69526466T2 (de)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0803803B1 (de) * 1996-04-26 2008-10-01 Texas Instruments Incorporated Verfahren zur Konfiguration eines Datenpaketübertragungsgerätes
EP0978786A1 (de) * 1998-08-05 2000-02-09 Siemens Aktiengesellschaft Interface-Schaltung und Verfahren zur Übertragung von Daten zwischen einer seriellen Schnittstelle und einem Prozessor
US6968386B1 (en) * 2000-01-06 2005-11-22 International Business Machines Corporation System for transferring data files between a user workstation and web server
US6785746B1 (en) * 2000-10-06 2004-08-31 Adaptec, Inc. Dual-channel SCSI chips and methods for configuring separate interoperability of each channel of the SCSI chip
US6710617B2 (en) * 2002-01-10 2004-03-23 Agilent Technologies, Inc. Variable slew rate control for open drain bus
US6880078B2 (en) * 2002-11-06 2005-04-12 Spirent Communications Xaui extender card
JP4792691B2 (ja) * 2003-08-21 2011-10-12 セイコーエプソン株式会社 集積回路装置及び電子機器
US7325075B1 (en) 2004-03-15 2008-01-29 Hewlett-Packard Development Company, L.P. Methods for address and name discovery for Ethernet entities
EP1890328A4 (de) * 2005-06-06 2009-06-24 Panasonic Corp Integrierte halbleiterschaltung
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US7386656B2 (en) 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US7590796B2 (en) * 2006-07-31 2009-09-15 Metaram, Inc. System and method for power management in memory systems
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US7392338B2 (en) 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US8619452B2 (en) 2005-09-02 2013-12-31 Google Inc. Methods and apparatus of stacking DRAMs
JP4946000B2 (ja) * 2005-10-24 2012-06-06 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4945998B2 (ja) * 2005-10-24 2012-06-06 セイコーエプソン株式会社 集積回路装置及び電子機器
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
JP5100133B2 (ja) * 2007-01-19 2012-12-19 株式会社東芝 情報処理装置
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
WO2010144624A1 (en) 2009-06-09 2010-12-16 Google Inc. Programming of dimm termination resistance values
JP4947127B2 (ja) * 2009-11-19 2012-06-06 アンデン株式会社 車両用電源回路
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
CN104579525A (zh) * 2014-12-23 2015-04-29 延锋伟世通汽车电子有限公司 车载收音机手提箱式测试系统
US10529412B1 (en) * 2019-04-09 2020-01-07 Micron Technology, Inc. Output buffer circuit with non-target ODT function
CN111786676B (zh) * 2020-09-07 2020-12-01 成都正扬博创电子技术有限公司 一种提高模数混合电路中模拟信号抗干扰性能的电路

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4124889A (en) 1975-12-24 1978-11-07 Computer Automation, Inc. Distributed input/output controller system
US4313160A (en) 1976-08-17 1982-01-26 Computer Automation, Inc. Distributed input/output controller system
US5067071A (en) * 1985-02-27 1991-11-19 Encore Computer Corporation Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus
JPS6218748A (ja) 1985-07-17 1987-01-27 Mitsubishi Electric Corp 半導体集積回路装置
US4902986B1 (en) * 1989-01-30 1998-09-01 Credence Systems Corp Phased locked loop to provide precise frequency and phase tracking of two signals
US5049763A (en) * 1989-03-22 1991-09-17 National Semiconductor Corporation Anti-noise circuits
US5146461A (en) * 1989-11-13 1992-09-08 Solbourne Computer, Inc. Memory error correction system distributed on a high performance multiprocessor bus and method therefor
JPH04162658A (ja) 1990-10-26 1992-06-08 Hitachi Ltd 半導体装置
JP3017809B2 (ja) * 1991-01-09 2000-03-13 株式会社東芝 アナログ・デジタル混載半導体集積回路装置
US5218239A (en) * 1991-10-03 1993-06-08 National Semiconductor Corporation Selectable edge rate cmos output buffer circuit
JP2953482B2 (ja) * 1992-01-17 1999-09-27 日本電気株式会社 Ｃｍｏｓ集積回路
US5345357A (en) * 1992-06-05 1994-09-06 At&T Bell Laboratories ESD protection of output buffers
GB2267984A (en) 1992-06-16 1993-12-22 Thorn Emi Electronics Ltd Multiplexing bus interface.
US5453713A (en) * 1992-07-06 1995-09-26 Digital Equipment Corporation Noise-free analog islands in digital integrated circuits
US5371419A (en) * 1992-11-23 1994-12-06 Mitsubishi Denki Kabushiki Kaisha CMOS well switching circuit
US5319571A (en) * 1992-11-24 1994-06-07 Exide Electronics UPS system with improved network communications

Also Published As

Publication number Publication date
EP0664513B1 (de) 2002-04-24
KR950033877A (ko) 1995-12-26
US6295572B1 (en) 2001-09-25
DE69526466T2 (de) 2002-12-05
EP0664513A1 (de) 1995-07-26
JPH07271703A (ja) 1995-10-20
DE69526466D1 (de) 2002-05-29
JP3976803B2 (ja) 2007-09-19

Similar Documents

Publication Publication Date Title
DE69526466D1 (de) Integrierter SCSI/ und Ethernetsteuerungsschaltkreis für PCI-Lokalbus
JP3628654B2 (ja) 制御されたパワーを集積回路に供給するための装置
US6166991A (en) Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit
JP3431151B2 (ja) 集積回路出力バッファのグランド・バウンスを減らすためのシステム並びに方法
US6160430A (en) Powerup sequence artificial voltage supply circuit
WO2002050690A3 (en) I2c bus control for isolating selected ic's for fast i2 bus communication
EP0283186A3 (de) Integrierte Halbleiterschaltung mit einer Mehrzahl von Schaltungsblöcken äquivalenter Funktionen
EP1369997A3 (de) Eingangs-Ausgangspuffer
TW359025B (en) Static discharge protection circuit having silicon control rectifier
EP0632560A3 (de) Mit einem Schutzsystem ausgerüstete integrierte Halbleiterschaltungsanordnung zum direkten Entladen von an Anschlüssen auftretenden Überspannungen auf eine Entladungsleitung.
EP0492609A3 (en) Semiconductor device with voltage stress testing pads
US5291080A (en) Integrated circuit device having tristate input buffer for reducing internal power use
GB2315347B (en) Testing integrated circuits
EP0687069A1 (de) Pulserzeugung
Boon et al. High performance clock distribution for cmos asics
EP1317044A3 (de) Integrierte Halbleiterschaltung
TW235355B (de)
US20080157817A1 (en) Method and apparatus for generating a reference signal and generating a scaled output signal based on an input signal
CA2411622A1 (en) Silent ringing with reduced device sizes
JPH06350435A (ja) パワーダウン回路
US6388467B1 (en) High voltage tolerant output driver for sustained tri-state signal lines
EP1151365A4 (de) Schnelle spannungserzeugung auf dem chip für integrierte schaltungen niedriger leistung
JPS6271325A (ja) 半導体集積回路
GB2261089B (en) Data output control circuit
EP0410513A3 (en) Device for protection against the parasitic effects caused by negative impulses of power supply voltages in monolithic integrated circuits including a power device for driving an inductive load and a control device for said power device