DE112014000422T5 - An emission display drive scheme providing compensation for drive transistor variations - Google Patents

Abstract

Systems and methods detect and compensate for process or performance related nonuniformities and / or a process or performance related quality degradation in advertisements. The systems and methods may compare a device current to one or more reference currents to produce an output signal indicative of the difference between the device and reference currents. This output voltage may be amplified and quantized and subsequently used to determine how the device current differs from the reference current and to adjust the programming voltage for the device of interest accordingly.

Description

COPYRIGHT

A portion of the disclosure of this patent document contains material that is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction of the patent disclosure, as it appears in the file or protocol in the Patent and Trademark Office, by anyone, but otherwise reserves all copyrights.

FIELD OF THE PRESENT DISCLOSURE

The present disclosure relates to the detection and treatment of nonuniformities in a display circuitry.

BACKGROUND

Organic light emitting devices (OLEDs) age as they conduct electricity. As a result of this aging, the input voltage needed by an OLED to generate a given current increases over time. Also, the amount of current needed to produce a given luminance increases over time as OLED efficiency decreases.

Because OLEDs are driven differently in pixels on different areas of a display panel, these OLEDs age differently or their quality degrades differently and at different rates, which can lead to visible differences and nonuniformities between pixels on a given display panel.

One aspect of the disclosed subject matter improves display technology by effectively detecting non-uniformities and / or degradation in displays, particularly in light-emitting displays, and enables quick and accurate compensation to overcome the non-uniformities and / or degradation.

SUMMARY

A method for compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device includes processing a voltage equal to a difference between a reference current and a measured first device current; which flows across the drive transistor or via the light emitting device of a selected one of the pixel circuits in a readout system. In addition, the method includes converting the voltage to a corresponding quantized output signal indicative of the difference between the reference current and the measured first device current in the readout system. Thereafter, a controller adjusts a programming value for the selected pixel circuit by an amount based on the quantized output signal such that the memory device of the selected pixel circuit is subsequently connected to a current or to a voltage that is commensurate with the programmed programming value is, is programmed.

A method for compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device includes performing a first reset operation on an integrating circuit to bring the integrating circuit to a first known state restore. In addition, the method includes performing a first current integration operation in the integration circuit, the integration operation operable to provide a first input current that is a difference between a reference current and a measured first device current flowing across the drive transistor or via the light emitting device of a selected one of the pixel circuits. corresponds to integrate. A first voltage corresponding to the first integration operation is stored in a first storage capacitor and a second reset operation is performed on the integration circuit which restores the integration circuit to a second known state. In the integration circuit, a second current integration operation is performed to integrate a second input current corresponding to the leakage current on a reference line, wherein a second voltage corresponding to the second current integration operation is stored in a second storage capacitor is stored. In addition, the method includes generating an amplified output voltage corresponding to the difference between the first voltage and the second voltage using one or more amplifiers and quantizing the amplified output voltage.

A method for compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device includes performing a first reset operation on an integrating circuit to bring the integrating circuit to a first known state restore. In addition, the method includes performing a first current integration operation in the integration circuit, the integration operation operable to provide a first input current that is a difference between a reference current and a measured first device current flowing across the drive transistor or via the light emitting device of a selected one of the pixel circuits. corresponds to integrate. A first voltage corresponding to the first integration operation is stored in a first storage capacitor and a second reset operation is performed on the integration circuit which restores the integration circuit to a second known state. In the integration circuit, a second current integration operation is performed to integrate a second current corresponding to the leakage current on a reference line, wherein a second voltage corresponding to the second current integration operation is stored in a second storage capacitor. In addition, the method includes performing a multi-bit quantization operation based on the first stored voltage and the second stored voltage.

A system for compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device includes a readout system. The readout system is configured to: a) process a voltage corresponding to a difference between a reference current and a measured first device current flowing through the drive transistor or via the light emitting device of a selected one of the pixel circuits, and b) converting the voltage to a corresponding quantized one An output signal indicative of the difference between the reference current and the measured first device current. In addition, the system includes a controller configured to set a programming value for the selected pixel circuit by an amount based on the quantized output signal such that the memory device of the selected pixel circuit is subsequently connected to a current or to a voltage or which refers to the set programming value.

A system for compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device includes a reset circuit. The reset circuit is configured to perform a) a first reset operation on an integration circuit, the reset operation setting the integration circuit to a first known state and b) a second reset operation on the integration circuit, the reset operation restoring the integration circuit to a second known state. In addition, the system includes an integration circuit configured to perform a) a first current integration operation, the first current integration operation being a first input current, a difference between a reference current and a measured first device current flowing through the drive transistor or via the light emitting device b) a second current integration operation in the integration circuit, the second integration operation being operable to integrate a second input current corresponding to the leakage current on a reference line. In addition, the system includes a first storage capacitor configured to store a first voltage corresponding to the first current integration, and a second storage capacitor configured to store a second voltage corresponding to the second current integration operation. In addition, the system includes an amplifier circuit for generating an amplified output voltage equal to the difference between the first and second output voltages. Voltage and the second voltage is configured using one or more amplifiers, and a quantizer circuit configured to quantize the amplified output voltage.

A system for compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device includes a reset circuit. The reset circuit is configured to perform a) a first reset operation on an integration circuit, the first reset operation restoring the integration circuit to a first known state, and b) a second reset operation on the integration circuit, the second reset operation restoring the integration circuit to a second known state , In addition, the system includes an integration circuit configured to perform a) a first current integration operation in the integration circuit, the first integration operation being operable to provide a first input current equal to a difference between a reference current and a measured first device current through the drive transistor or flows through the light emitting device of a selected one of the pixel circuits, corresponds, and b) a second current integration operation in the integration circuit, the integration operation being operable to integrate a second input current corresponding to the leakage current on a reference line. In addition, the system includes a first storage capacitor configured to store a first voltage corresponding to the first current integration operation and a second storage capacitor configured to store a second voltage corresponding to the second current integration operation. In addition, the system includes a quantizer circuit configured to perform a multi-bit quantization operation based on the first stored voltage and the second stored voltage.

Additional aspects of the present disclosure will become apparent to one of ordinary skill in the art in view of the detailed description of various aspects given with reference to the drawings, for which a brief description is given below.

BRIEF DESCRIPTION OF THE DRAWINGS

1A Figure 12 illustrates an electronic display system or panel having an active matrix area or a pixel array in which arrays of pixels are arranged in a row and column configuration;

1B FIG. 10 is a functional block diagram of a system for performing an example comparison operation according to the present disclosure; FIG.

2 schematically illustrates a circuit model of a voltage-to-current conversion circuit (V2I conversion circuit) 200 in accordance with the present disclosure;

3 FIG. 12 illustrates a block diagram of a system configured to perform a current compare operation using a current integrator according to the present disclosure; FIG.

4 FIG. 12 illustrates another block diagram of a system configured to perform a current compare operation using a current integrator according to the present disclosure; FIG.

5 FIG. 12 illustrates a circuit diagram of a system configured to generate a one-bit output based on the output of a current integrator according to the present disclosure; FIG.

6 FIG. 12 illustrates a circuit diagram of a system configured to generate a multi-bit output based on the output of the current integrator according to the present disclosure; FIG.

7 FIG. 12 illustrates a timing diagram of an exemplary comparison operation using the circuit. FIG 400 out 4 ;

8th FIG. 12 illustrates a block diagram of a system configured to perform a current compare operation using a current comparator according to the present disclosure; FIG.

9 FIG. 12 illustrates another block diagram of a system configured to perform a current compare operation using a current comparator according to the present disclosure; FIG.

10 FIG. 12 illustrates a circuit diagram of a current comparator input stage circuit (CCMP input stage circuit) according to the present disclosure; FIG. and

11 FIG. 12 illustrates a timing diagram of an exemplary comparison operation using the circuit. FIG 800 out 8th ; and

12 FIG. 12 illustrates an example flowchart of an algorithm for processing the output of a current comparator or quantizer coupled to the output of a current integrator.

DETAILED DESCRIPTION

Systems and methods as disclosed herein may be used to detect and compensate for process or performance related nonuniformities and / or process or performance related degradation in light emitting displays. The disclosed systems use one or more readout systems to compare a device current (eg, a pixel current) with one or more reference currents to produce an output signal indicative of the difference between the device current and the reference currents. The one or more readout systems may include one or more current integrators and / or current comparators, each of which may be configured to generate the output signal using a different circuitry. As will be described in more detail below, the disclosed current comparators and current comparators each have their own advantages and may be used to meet certain performance requirements. In certain implementations, the output signal is in the form of an output voltage. This output voltage can be amplified and the amplified signal can be digitized using one or more bit quantization. The quantized signal may then be used to determine how the device current differs from the reference current and to adjust the programming voltage for the device of interest accordingly.

Effects of electrical nonuniformity may relate to random deviations introduced by pixel circuits during the manufacturing process, such as those resulting from the distribution of different grain sizes. Quality reduction effects may relate to time or temperature dependent or post-fabrication effects on the semiconductor components of a pixel circuit such as a shift in the threshold voltage of the drive transistor of a current driven light emitting device or the light emitting device causing a loss of electron mobility in the semiconductor components. Either or both effects can result in loss of luminance, uneven luminance, and a number of other known undesirable performance degrading and visible variations on the light emitter display. Since the degradation can cause localized visual artifacts (eg, luminance or brightness anomalies) to appear on the display, quality degradation effects can sometimes be referred to as performance non-uniformities. As used herein, a "device current" or "measured current" or "pixel current" refers to a current (or corresponding voltage) measured by a device of a pixel circuit or by the pixel circuit as a whole. For example, the device current may represent a measured current that flows through either the drive transistor or the light emitting device within a given pixel circuit during the measurement. Alternatively, the device current may represent the current that flows across the entire pixel circuit. It is noted that the measurement may initially be in the form of a voltage instead of a current, the measured voltage being converted into a corresponding current in this disclosure to produce a "device current".

As mentioned above, the disclosed subject matter describes readout systems that may be used to convert a received current or currents into a voltage indicative of the difference between a device current and a reference current, whereupon the voltage may be further processed. As will be described in more detail below, the described readout systems perform these operations using current comparators and / or current integrators included in the readout systems. Because the disclosed current comparators and current integrators process input signals that reflect a difference between a measured device current and a reference current rather than processing the device current itself, the disclosed current comparators and current integrators offer advantages over other detection circuits. For example, the disclosed current comparators and current integrators operate over a lower dynamic range of input currents than other detection circuits and can more accurately detect differences between reference and device currents. In addition, according to particular implementations, the disclosed current comparators may provide faster performance than other detection circuitry by using an efficient readout and quantization process. Similarly, the disclosed current integrators can provide better noise performance because of their unique architecture. As discussed herein, one aspect of the present disclosure determines and processes a difference between a measured current and a reference current, which difference is then disclosed as disclosed herein an input voltage is passed to a quantizer. This differs from conventional detection circuits which perform multi-bit quantization on only one measured device current as one input, without comparing the device current with a known reference current or performing further processing on signals representing the difference between a device current and a known reference current specify.

In certain implementations, a user may choose between a current comparator and a current integrator based on specific needs, as each device provides its own advantages, or a computer program may automatically use one or both of these here depending on a desired speed behavior or desired noise behavior disclosed current comparators or current integrators. For example, current integrators can provide better noise rejection performance than current comparators, while current comparators can operate faster. Thus, a current integrator may be selected to perform operations on signals that tend to be noisy while a current comparator may be selected to perform current comparison operators for rapidly changing input signals. Thus, a balance may be achieved between a current integrator as disclosed herein when low noise is important versus a comparator as disclosed herein when high speed is important.

Although the present disclosure may be embodied in many different forms, various aspects of the present disclosure are shown and described in the drawings, the present disclosure is, of course, to be considered an exemplification of the principles thereof, and the broader aspect of the present disclosure is not limited to the illustrated aspects should restrict.

1A illustrates an electronic display system or electronic billboard 101 with an active matrix area or a pixel array 102 in which an array of pixels 104 arranged in a row and column configuration. For ease of illustration, only two rows and columns are shown. Externally from the active matrix area 102 there is a peripheral area 106 where peripheral circuits for driving and controlling the pixel area 102 are arranged. The peripheral circuitry includes a gate driver circuit or address driver circuit 108 , a read driver circuit 109 , a source driver circuit or data driver circuit 110 and a controller 112 , The controller 112 controls the gate driver, the read driver, and the source driver 108 . 109 and 110 , The gate driver 108 edited according to the controller of the controller 112 Address or select lines SEL [i], SEL [i + 1], etc., one for each row of pixels 104 in the pixel arrangement 102 , The reading driver 109 edited according to the controller of the controller 112 Read or monitor lines MON [k], MON [k + 1], etc., one for each column of pixels 104 in the pixel arrangement 102 , The source driver circuit 110 edited according to the controller of the controller 112 Voltage data lines Vdata [k], Vdata [k + 1], etc., one for each column of pixels 104 in the pixel arrangement 102 , The voltage data lines transmit to each pixel 104 Voltage programming information indicative of luminance (or brightness as perceived by the observer) of each light emitting device in the pixel 104 specify. A storage element, such as a capacitor in each pixel 104 stores the voltage programming information until an emission or drive cycle turns on the light emitting device, such as an organic light emitting device (OLED). During the drive cycle, the stored voltage programming information is used to light each light emitting device at the programmed luminance.

The readout system 10 receives over the monitoring lines 115 . 116 (MON [k], MON [k + 1]) of one or more pixels device currents and includes circuitry configured to compare one or more received device currents to one or more reference currents to generate a signal. which indicates the difference between the device and reference currents. In certain implementations, the signal is in the form of a voltage. This voltage can be amplified and the amplified voltage can be digitized using one or more bit quantization. In certain implementations, one may be in the readout system 10 contained comparator one-bit quantization, while a multi-bit quantization by a circuit external to the readout system 10 can be executed. For example, optionally, circuitry operable to perform multi-bit quantization may be included in the controller 112 or in circuitry external to the panel 101 be included.

In addition, the controller can 112 determine how the device current differs from the reference current based on the quantized signal and the programming voltage for the pixels set accordingly. As will be described in more detail below, the programming voltage for the pixel may be iteratively set as part of the process of determining how the device current differs from the reference current. In certain implementations, the controller may 112 with a working memory 113 communicate data in the memory 113 store and recover from it as necessary to perform controller operations.

In addition to the operations described above, the controller can 112 in certain implementations also control signals to the readout system 10 send. These control signals can z. For example, configuration signals for the readout system, signals that control whether a current integrator or current comparator is to be used, signals that control signal timing, and signals that control any other suitable operations.

The components that are outside the pixel array 102 can be on the same physical substrate on which the pixel array 102 is arranged in a peripheral area 130 around the pixel layout 102 be arranged. These components contain the gate driver 108 , the reading driver 109 , the source driver 110 and the controller 112 , Alternatively, some of the components in the peripheral area may be on the same substrate as the pixel array 102 may be arranged while other components are disposed on another substrate, or may all components in the peripheral region on a different substrate than the substrate on which the pixel array 102 is arranged to be arranged.

1B FIG. 10 is a functional block diagram of a comparison system for performing an example comparison operation according to the present disclosure. FIG. More precisely, a system 100 may be used to determine, based on a comparison of the measured current, across one or more pixels (eg, pixels in a display panel such as the panel described above 101 ), and one or more reference currents to calculate variations in the device current (eg, pixel current). The readout system 10 can be similar to the one above 1A described readout system 10 and may be configured to receive one or more device streams (eg, pixel streams) and compare the received device streams to one or more reference streams. As above based on 1A The output of the readout system can then be read by a controller circuit (eg, from the controller 112 , in 1B not shown) may be used to determine how the device current differs from the reference current and to adjust the programming voltage for the device accordingly. As will be described in more detail below, the V2I control register 20 , the analog output register 30 , the digital output register 40 , the internal switch matrix address register 50 , the external switch matrix address register 60 , the mode selection register (MODSEL) 70 and the clock manager 80 act as a control register and / or as a circuit arrangement, each having different settings and / or aspects of the operation of the system 100 Taxes. In certain implementations, these control registers may and / or may have this circuitry in a controller such as in the controller 112 and / or in a memory such as in the working memory 113 be implemented.

As mentioned above, the readout system 10 similar to the one above 1A described readout system 10 be. The readout system 10 may receive device currents from one or more pixels (not shown) via monitor lines (Y1.1-Y1.30) and includes circuitry configured to compare one or more received device currents to one or more reference currents To generate output signal indicating the difference between the device and reference currents.

The readout system 10 may include a number of elements including: a switch matrix 11 , an analog demultiplexer 12 , a V2I conversion circuit 13 , a V2I conversion circuit 14 , a control box 15 , a current integrator (CI) 16 and a current comparator (CCMP) 17 , The "V2I" conversion circuit refers to a voltage-to-current conversion circuit. The terms circuit, register, controller, driver and the like are attributed their meanings, as understood by those skilled in the electrical field. In certain implementations, such as in 2 The system can be shown 100 more than an implementation of the readout system 10 contain. More precisely contains 2 24 such readout systems, ROCH1-ROCH24, but other implementations have a different number of implementations of the readout system 10 can contain.

It should be emphasized that the in 1B The exemplary architecture shown is not intended to be limiting. For example, certain in 1B elements shown omitted and / or combined. For example, in certain implementations, the switch matrix 11 which selects which of several monitored streams from a scoreboard through the CI 16 or through the CCMP 17 processed from the readout system 10 be omitted and instead in a circuit arrangement in a display panel (eg the display panel 101 ).

As mentioned above, the system can 100 may be used to calculate variations in device current based on a comparison of the measured current flowing through one or more devices (eg, pixels) and one or more reference currents. In certain implementations, the readout system may 10 Device currents over 30 monitoring lines, Y1.1-Y1.30, received by the pixels in 30 columns of a display (eg, the display panel 101 ) correspond. The monitoring lines Y1.1-Y1.30 can be similar to those in 1 shown monitoring lines 115 . 116 be. Furthermore, the pixels described in this application may of course include organic light emitting diodes ("OLEDs"). In other implementations, the number of device currents received by a readout system may vary.

After the readout system 10 selects the measured device current or the measured device currents to be evaluated, selects the switching matrix 11 from the received signals and gives them to the analog demultiplexer 12 from which the received signal or the received signals thereupon for further processing either to the CI 16 or to the CCMP 17 sends. For example, a switch matrix address register may be used to connect the monitor line corresponding to column 5 as needed with either the CI 16 or with the CCMP 17 to connect, if by the readout system 10 the current flowing over a specific pixel in column 5 should be analyzed.

The control settings for the switch matrix may be provided by a switch matrix address register. The system 100 contains two switch matrix address registers: an internal switch matrix address register 50 and an external switch matrix address register 60 , The switch matrix address registers can control settings for the switch matrix 11 provide. In certain implementations, at any given time, depending on the specific settings and configuration of the system 100 only one of the two switch matrix address registers active. As described above, the switching matrix 11 in some implementations, as part of the readout system 10 be implemented. In these implementations, the internal switch matrix address register 50 operable to send control signals indicating which of the received inputs through the switch matrix 11 are processed. In other implementations, the switching matrix 11 as part of the readout system 10 be implemented. In these implementations, the outputs may be from the internal switch matrix address register 50 control which of the received inputs through the switch matrix 11 is processed.

The time setting for by the readout system 10 executed operations can be controlled by clock signals ph1-ph6. These clock signals may be passed through a low voltage differential signaling interface register 55 be generated. This low voltage differential signaling interface register 55 receives input control signals and uses these signals to generate clock signals ph1-ph6 which are controlled by the readout system as will be described in more detail below 10 executed operations can be used.

Each of the readout systems 10 can receive reference voltages, VREF, and bias voltages, VB.xx. As will be described in more detail below, the reference voltages z. B. by the V2I conversion circuit 13 . 14 can be used and the bias voltages, VB.xx, through a variety of in the readout systems 10 contained circuits are used.

In addition, both the CI 16 as well as the CCMP 17 configured device currents with one or more reference currents through the V2I conversion circuit 13 or by the V2I conversion circuit 14 can be generated. Each of the V2I conversion circuits 13 . 14 receives a voltage and generates a corresponding output current, which is used as a reference current for comparison with a measured current from a pixel circuit in the display. For example, the input voltage may be in the V2I conversion circuits 13 . 14 through one in the V2I register 20 stored value, thereby allowing the control of the reference current value, such as while the device currents are being processed.

A common property of both the CI 16 as well as the CCMP 17 in that each of them either internally stores a difference between a measured device current and one or more reference currents in a memory device such as a capacitor, or passes it on to an internal conductor or signal line. This difference can be within the CI 16 or the CCMP 17 in the form of a voltage or current or charge corresponding to the difference become. Like the difference within the CI 16 or the CCMP 17 is determined, is described in more detail below.

In certain implementations, a user may be between the CI 16 and the CCMP 17 based on particular needs, or a controller or other computing device may be configured to automatically adjust either the CI, depending on whether one or more criteria are met, such as whether a certain amount of noise is present in the measured sample 16 or the CCMP 17 or select both. For example, the CI 16 because of its specific configuration according to the aspects disclosed herein, a better noise suppression behavior than the CCMP 17 offer during the CCMP 17 can work faster overall. Since the CI 16 offers a better noise behavior, the CI 16 be selected automatically or manually to perform current comparison operations for input signals with high frequency components or with a wide range of frequency components. Because the CCMP 17 can be configured to compare operations faster than the CI 16 can perform the CCMP 17 on the other hand, are automatically or manually selected to perform current comparison operations for rapidly changing input signals (eg, fast-changing video).

In certain implementations, a V2I conversion circuit may be in a specific readout system 10 on the basis of the expenditure of the V2I tax register 20 to be selected. More specifically, one or more of the V2I conversion circuits 13 . 14 in a given readout system 10 (selected from several similar readout systems) based on the configuration of the control register 20 and be activated by control signals from this.

As will be described in more detail below, both the CI 16 as well as the CCMP 17 Outputs representing the difference between the device current or the device currents supplied by the switching matrix 11 and one or more reference streams generated by the V2I conversion circuits 13 respectively. 14 to be generated. In certain implementations, the output of the CCMP 17 be a one-bit quantized signal. The CI 16 may be configured to generate a one-bit quantized signal or an analog signal, which may then be sent to a multi-bit quantizer for further processing.

Unlike prior systems which have only performed multi-bit quantization on a measured device current without comparing the device current to a known reference current or performing further processing on signals indicating the difference between a device current and a known reference current the disclosed systems perform quantization operations that reflect the difference between a measured device current and a known reference current. In certain implementations, one-bit quantization is performed, which quantization allows faster and more accurate adjustment of device currents to account for threshold voltage shifts, other aging effects, and the effects of manufacturing non-uniformities. Optionally, in certain implementations, multi-bit quantization may be performed, but the disclosed multi-bit quantization operations improve prior quantization operations by quantizing a processed signal indicative of the difference between the measured device current and the known reference current. Among other advantages, the disclosed multi-bit quantization systems provide better noise performance and enable more accurate adjustment of device parameters than prior multi-bit quantization systems.

As mentioned above, a common feature of CI 16 and the CCMP 17 Again, each of these circuits stores a difference between the measured device current and one or more reference currents either internally in a memory device, such as a capacitor, or on an internal conductor or on a signal line. In other words, the measured device current is not only quantized as part of a readout measurement, but rather, in certain implementations, a measured device current and a known reference current within the CI 16 or the CCMP 17 Then, the resulting difference between the measured current and the reference current is optionally amplified and then passed as an input to a one-bit quantizer.

The digital read-out register 40 is a shift register that receives digital output from either the CI 16 or from the CCMP 17 processed. According to certain implementations, the processed output is a one-bit quantized signal generated by the CI 16 or through the CCMP 17 is produced. As described above, both the CI 16 as well as the CCMP 17 more accurately generate one-bit outputs that indicate how a measured current deviates from a reference current (ie, whether the measured current is greater than or equal to one) less than the reference current). These issues will be sent to the digital readout register 40 which sends the signals to a controller (eg to the controller 112 ), which includes circuitry and / or computer algorithms configured to quickly adapt the programming values to the affected pixels so that the degradation or non-uniformity effects can be compensated very quickly. In certain implementations, the digital readout register operates 40 as a parallel-to-serial converter that may be configured to digitally output a plurality of the readout systems 10 as described above for further processing to a controller (eg to the controller 112 ) transferred to.

As mentioned above, the readout system 10 in certain implementations, rather than generating a one-bit digital output, generate an analog output indicating the difference between a device current and a reference current. This analog output can then be passed through a multi-bit quantizer (external to the readout system 10 ) can be processed to produce a multi-bit quantized output which can then be used to set device parameters as needed. Unlike prior systems that performed only a multi-bit quantization on a potentially noisy measured device current, processing is performed on signals indicating the difference between a device current and a known reference current, these earlier systems being slower and not as reliable as the prior art Systems disclosed herein were.

The analog output register 30 is a shift register that has an analog output from the readout system 10 it processes the output to a multi-bit quantizer (eg to one in the controller 112 implemented quantizer). Specifically, controls the analog output register 30 a multiplexer (not shown) that allows one of a number of readout systems 10 analog outputs of the system 100 which is then sent to a multi-bit quantizer (eg, one in the controller) for further processing 112 contained quantizer) can be sent.

Quantization of the difference between the measured currents and the reference currents reduces the number of iterations and the over- and under-compensation that occurred in previous compensation techniques. The compensation circuitry need no longer process a quantized representation of a measured device current. As will be described in more detail below, one-bit quantization as described herein enables faster and more accurate adjustment of device currents to account for threshold voltage shifts and other aging effects. Further, in certain implementations, multi-bit quantization may be performed, but the disclosed multi-bit quantization operations improve prior quantization operations by quantizing a processed signal that indicates the difference between the measured device current and the known reference current. This type of quantization provides better noise performance and allows more accurate adjustment of device currents than previous multi-bit quantization systems.

The MODEL 70 is a control register used to configure the system 200 can be used. More precisely, the MODSEL 70 in a particular implementation, output control signals that can be used in conjunction with the clock manager to the system 200 to work in one or more selected configurations. For example, in certain implementations, multiple control signals may be from the MODSEL register 70 z. B. can be used to select between CCMP and CI functionality (eg, based on whether high speed or low noise behavior is prioritized), enable skew correction, enable V2I translation circuits, and / or the CCMP and to turn off the CI. In other implementations, other functionality may be implemented.

2 schematically illustrates a circuit model of a voltage-to-current conversion circuit (V2I conversion circuit) 200 which is used to generate a reference current based on an adjustable or fixed input voltage. The V2I conversion circuit 200 can be similar to the ones above 1 described V2I conversion circuits 13 and 14 be. More specifically, the V2I conversion circuit 200 be used to generate a specified reference current based on one or more input currents and / or input voltages. As discussed above, the current comparators and current integrators disclosed herein compare measured device currents to these generated reference currents to determine how the reference and device currents differ, and to adjust device parameters based on these differences between the currents. Because of the V2I conversion circuit 200 generated reference current is easily controlled, the V2I conversion circuit 200 generate very accurate reference current values for consideration random fluctuations or nonuniformities during the manufacturing process of the display panel.

The V2I conversion circuit 200 contains two transconductance amplifiers 210 and 220 , As in 2 is shown receive the amplifier 210 and the amplifier 220 an input voltage (V _inP and V _{inN, respectively} ) which is then processed to produce a corresponding output current. In certain implementations, the output current may be from current comparators and / or current integrators such as the CI described herein 16 and / or CCMP 17 be used as a reference current I _Ref . By characterizing each V2I conversion circuit with a reference transitive amplifier or reference transconductance amplifier, each V2I conversion circuit can be digitally calibrated relative to the display panel, depending on its physical location, to compensate for random variations or non-uniformities during the manufacturing process of the display panel. The integrated resistor 245 is in 2 shown.

Specifically generate the amplifier 210 and the amplifier 220 through the use of feedback loops, virtual ground conditions at nodes A and B, respectively. Further, the transistors 205 and 215 adapted to provide a first constant DC source while the transistors 225 and 235 are adapted to provide a second constant DC source. The current from the first source flows into node A while the current from the second source flows into node B.

Because of the virtual ground condition at nodes A and B, the voltage across the resistor 245 equal to the voltage difference between V _inP and V _inN . Accordingly flows over the resistor 245 a current deltaI = (V _inP - V _inN ) / R _ref . This creates an unbalanced current across the P-type transistors 255 and 265 , The shifted current across the transistor 255 is then in the current mirror structure of the transistors 275 . 285 . 295 and 299 pulled it to the power through the transistor 265 adapt. As in 2 however, the matched current is in the opposite direction of the current across the transistor 265 , so that the output current, I _out , the V2I conversion circuit 200 is equal to 2deltaI = 2 (V _inP - V _inN ) / R _Ref . By suitable choice of values for the input voltages V _inP and V _inN and for the resistance 245 For example, a user of the circuitry can easily control the generated output current I _out .

3 FIG. 12 illustrates a block diagram illustrating an exemplary system configured to perform device current comparison using a current integrator. FIG. The device current comparison may be similar to the device current comparisons described above. Specifically, a current integrator (optionally in a readout system such as the readout system 10 integrated) using the in 3 system to evaluate the difference between a device current and a reference current. The device current may include the current through a driving transistor of a pixel (I _TFT ) and / or the current through the pixel light emitting device (I _OLED ). The output of the current integrator may be sent to a controller (not shown) and may be used to program the device under test to account for threshold voltage shifts, other aging effects, and / or manufacturing nonuniformities. In certain implementations, the current integrator may receive an input current from a monitor line coupled to a pixel of interest over two phases. In one phase, the current flowing across the pixel of interest can be measured along with the monitor line leakage current and with the monitor line noise current. In the other phase, the pixel of interest is not driven, but the current indicator continues to receive the monitor line leakage current and monitor line noise current from the monitor line. In addition, either during the first phase or during the second phase, a reference current is input to the current integrator. The voltages corresponding to the received currents are stored during each phase. Thereafter, the voltages corresponding to the currents from the first and second phases are subtracted so that only a voltage corresponding to the difference between the device current and the reference current for use in compensating for nonuniformities and / or degradation of that device circuit (e.g. B. pixel circuit) remains. In other words, the presently disclosed current comparators use a two-phase readout procedure to eliminate the effect of leakage currents and noise currents while achieving a highly accurate measurement of device current, which is then expressed as a difference between the measured current (independent of leakage and noise currents) and a Reference current is quantified. This two-phase readout procedure may be referred to as correlated double sampling. The quantified difference is highly accurate and can be used to accurately and quickly compensate for nonuniformities and / or degradation. Because the actual difference between the measured current of a pixel circuit, unimpaired by leakage or noise currents inherent in the readout can be quantified, any non-uniformity or quality degradation effects can be quickly compensated by a compensation scheme.

The system 300 contains a pixel device 310 , a data line 320 , a surveillance line 330 , a switching matrix 340 , a V2I conversion circuit 350 and a current integrator (CI) 360 , The pixel device 310 can be similar to the pixel 104 be, the monitoring line 330 can be similar to the monitoring lines 115 . 116 be, the V2I conversion circuit 350 can be similar to the V2I conversion circuit 200 his and the CI 360 can be similar to the CI 16 be.

As in 3 is shown contains the pixel device 310 a write transistor 311 , a drive transistor 312 , a reading transistor 313 , a light emitting device 314 and a memory element 315 , The storage element 315 can optionally be a capacitor. In certain implementations, the light emitting device (LED) may 314 an organic light emitting device (OLED). The write transistor 311 receives programming information from the data line 320 , which then on the gate of the drive transistor 312 (eg, using a "WR" control signal) and for driving a current through the LED 314 can be used. When the reading transistor 313 (eg, using an "RD" control signal), the monitor line becomes 330 with the drive transistor 312 and with the LED 314 electrically coupled so that the current from the LED and / or from the drive transistor via the monitor line 330 can be monitored.

More specifically, the CI receives 360 over the monitoring line 330 an input current from the device 310 when the read transistor is activated (eg via a control signal) activated. As above regarding 1 may be a switching matrix such as the switching matrix 340 be used to select which received signal or signals received to the CI 360 to be sent. In certain implementations, the switch matrix may 340 Currents from 30 monitored columns of a scoreboard (eg the scoreboard) 101 ) and select which of the monitored columns for further processing to the CI 360 to be sent. After receiving and processing the streams from the switching matrix 340 generates the CI 360 a voltage output, Dout, representing the difference between the measured device current and that through the V2I conversion circuit 350 indicates generated reference current.

The V2I conversion circuit 350 can be optionally switched on and / or off using a control signal IREF1.EN. In addition, bias voltages VB1 and VB2 can be used to connect to the inputs of the CI 360 to set a virtual ground state. In certain implementations, VB1 may be used to set a voltage level at an input node receiving the input current I _in , and VB2 may be used as an internal common mode voltage.

In certain implementations, a current readout process for generating an output indicative of the differences between measured device currents and one or more reference currents while minimizing the effects of noise may occur over two phases. The generated output may be further processed by any current integrator or current comparator disclosed herein.

During a first phase of the first current readout implementation, the V2I conversion circuit is 350 turned off, so no reference current in the CI 360 flows. In addition, a pixel of interest can be driven so that a current through the drive transistor 312 and about the LED included in the pixel 314 flows. This stream can be referred to as I _device . Except I _device leads the monitoring line 330 the leakage current I _leak1 and a first noise current I _noise1 .

Thus, the input current is in the CI 360 during the first phase of this _{stream readout implementation} , I _{in_phase1} , equal to: I _device + I _leak + I _noise1 .

After the first phase of the current _{readout implementation} is completed, an output _voltage corresponding to I _{in_phase1 is generated} in the CI 360 saved. In certain implementations, the output voltage may be stored digitally. In other implementations, the output voltage may be stored in analog form (eg, in a capacitor).

During the second phase of the first current readout implementation, the V2I conversion circuit is 350 turned on and flows a reference current, I _Ref , in the CI 360 , Other than in the first phase of this current readout implementation, that is with the monitor line 330 coupled pixels of interest switched off. Thus, the monitoring line leads 330 now only one leakage current I _leak and a second noise current I _noise2 . Since the structure of the monitoring line does not change over time, it is assumed that the leakage current during the second phase of this readout I _{leak is} approximately the same as the leakage current during the first phase of the readout.

Accordingly, the input current is in the CI 360 during the second phase of this _{stream reading implementation} I _{in_phase2} equals: I _Ref + I _leak + I _noise2 .

After the second phase of the current readout process is completed, the outputs of the first phase and the second phase are converted using one in the CI 360 subtracted to contain an output voltage corresponding to the difference between the device currents and the reference currents. Specifically, the output voltage of the circuit that performs the subtraction operation is proportional to: I _{in_phase1} - I _{in_phase2} = (I _device + I _leak - I _noise1 ) - (I _Ref + I _leak + I _noise2 ) = I _device - I _Ref + I _noise .

I _noise is usually high frequency _noise and its effects are through a current integrator such as the CI 360 minimized or eliminated. Thereupon, the output voltage of the circuit which performs the subtraction operation in the second readout process can be amplified and the amplified signal can be amplified by one in the CI 360 contained comparator circuit to generate a one-bit quantized signal, Dout, indicating a difference between the measured device current and the reference current. For example, in certain implementations Dout may be equal to "1" if the device current is greater than the reference current and equal to "0" if the device current is less than or equal to the reference current. The amplification and quantization operations will be described in more detail below.

Table 1 summarizes the first implementation of a differential current readout operation using a CI 360 as described above together. In Table 1, "RD" represents one to the gate of the read transistor 313 coupled read control signal. Table 1: CI single-ended current readout - first implementation Sample 1 Sample 2 RD ONE OUT I _device I _TFT / I _OLED 0 I _mon I _device + I _leak - I _noise1 I _leak + I _noise2 I _REF 0 I _ref input current I _device + I _leak - I _noise1 I _Ref + I _leak + I _noise2

A second implementation of a stream read operation using the CI 360 also takes place over two phases. During a first phase of the second implementation, the V2I conversion circuit is 350 to output a negative reference current, -I _Ref , configured. Because in the second implementation for the CI 360 a negative reference current, -I _Ref , is required, the second implementation requires that the circuitry in the CI 360 operates over a lower dynamic range of input currents than the first implementation described above. As with the first implementation described above, a pixel of interest may also be driven in such a way that via the drive transistor 312 of the pixel and over the LED 314 a current flows. This stream can be referred to as I _device . Except I _device leads the monitoring line 330 the leakage current I _leak and a first noise current, I _noise1 .

Thus, the input current is in the CI 360 during the first phase of the second implementation of the current _{read process} , I _{in_phase1} , equal to: I _device - I _Ref + I _leak + I _noise1 .

As discussed above, after the first phase of a current readout process is completed and during a second phase of the current readout process, a voltage corresponding to the input current is applied in either the analog or digital form in the CI 360 saved.

During the second phase of the second implementation of the current readout process, the V2I conversion circuit is 350 turned off, so no reference current in the CI 360 flows. Other than in the first phase of the second implementation is also with the monitoring line 330 coupled pixels of interest switched off. Thus, the monitoring line leads 330 only one leakage current I _leak and a second noise current, I _noise2 .

Accordingly, the input current is in the CI 360 during the second phase of the second implementation of the current _{readout process} , I _{in_phase2} , equal to: I _leak + I _noise2 .

After the second phase of the current readout process is completed, the outputs of the first phase and the second phase are converted using one in the CI 360 subtracted to contain an output voltage corresponding to the difference between the device currents and the reference currents. Specifically, the output voltage of the circuit that performs the subtraction operation is proportional to: I _{in_phase1} - I _{in_phase2} = (I _device - I _Ref + I _leak + I _noise1 ) - I _Ref + I _leak + I _noise2 ) = I _device - I _Ref + I _noise .

As in the first read-out process described above, the output voltage of the circuit that performs the subtraction operation in the second read-out process can then be amplified and then the amplified signal can be amplified by one in the CI 360 contained comparator circuit to generate a one-bit quantized signal Dout indicating a difference between the measured device current and the reference current. The amplification and quantization operations are described below with reference to 4 - 6 described in more detail.

Table 2 summarizes the second implementation of a power read process using a CI 360 in a second implementation as described above. In Table 2, "RD" represents one to the gate of the read transistor 313 coupled read control signal. Table 2: CI Stream Readout Process - Second Implementation Sample 1 Sample 2 RD ONE OUT I _device I _TFT / I _OLED 0 I _mon I _device + I _leak - I _noise1 I _leak + I _noise2 I _REF1 -I _Ref 0 input current I _device - I _Ref + I _leak + I _noise1 I _leak + I _noise2

4 FIG. 12 illustrates another block diagram of a system configured to perform a device current comparison using a current integrator in accordance with the present disclosure. FIG. The current integrator (CI) 410 can z. B. similar to the CI 16 and / or the CI 300 which are described above. Configuration settings for the CI 410 are passed through a mode selection register, the MODSEL 420 , provided similar to the MODSEL described above 70 can be.

Like the CI 16 and the CI 360 can the CI 410 in a readout system (eg in the readout system 10 ) and evaluate the difference between a device current (eg, a current from a pixel of interest in a display panel) and a reference current. In certain implementations, the CI 410 output a one-bit quantized output indicating the difference between the device current and the reference current. In other implementations, the CI 410 generate an analog output which can then be quantized by an external multi-bit quantizer (not shown). The quantized output (from the CI 410 or from the external multi-bit quantizer) is applied to one A controller (not shown) configured to program the measured device (eg, the pixel of interest) to account for threshold voltage shifts, other aging effects, and the effects of manufacturing nonuniformities.

The integration circuit 411 can be a device current, I _device , from the switching matrix 460 and a reference current from the V2I conversion circuit 470 receive. The switching matrix may be similar to the switching matrix described above 11 and the V2I conversion circuit 470 may be similar to the V2I conversion circuit described above 200 be. As will be described in more detail below, the integration circuit performs 411 At the receiving currents, an integration operation is performed to generate an output voltage indicative of the difference between the device current and the reference current. The readout time setting for the integration circuit 411 is passed through a clock signal control register, Phase_gen 412 , controlled, the clock signals Ph1 to Ph6 for the integrator block 411 provides. The clock signal control register, Phase_gen 412 , is released by an enable signal, GlobalCLEn. The readout time setting will be described in more detail below. Further, via the power supply voltage lines V _cm and V _B, power _supply voltages for the integration circuit 411 provided.

As mentioned above, the CI 410 in certain implementations, output a one-bit quantized output indicating the difference between the device current and the reference current. To produce the one-bit output, the output voltage of the integration circuit 411 the preamp 414 is fed and the amplified output of the preamplifier 414 then to the one-bit quantizer 417 Posted. The one-bit quantizer 417 performs a one-bit quantization operation to generate a binary signal indicating the difference between the received device and reference currents.

In other implementations, the CI 410 then generate an analog output which can then be quantized by an external multi-bit quantizer (not shown). In these implementations, the output of the integrator circuit 411 instead of the comparator 416 to a first analog buffer, the AnalogBuffer_Roc 415 Posted. The output of the first analog buffer, AnalogBuffer_Roc 415 , is sent to an analog multiplexer, analog MUX 416 , which then sends its output serially to a second analog buffer, analog buffer_eic, using analog read shift registers (not shown) 480 , sends. The second analog buffer, AnalogBuffer_eic 480 , the output may then be transferred to a multi-bit quantizer circuit (not shown) for quantization and further processing. As mentioned above, the quantized output may then be output to a controller (not shown) configured to program the measured device (eg, the pixel of interest), threshold voltage shifts, other aging effects, and effects of manufacturing nonuniformity. Control signals for the analog multiplexer, the analogue MUX 416 , are registered by the control register AROREG 430 provided.

5 12 schematically illustrates a circuit diagram of a current integrator system configured to perform a device current comparison in accordance with the present disclosure. The system can be more specific 500 receive a device current from a device of current interest and a reference current and generate a voltage indicative of the difference between a device current and a reference current. This voltage may then be passed as an input voltage to a quantizer as disclosed herein. The system 500 can be similar to the CI 16 and the CI 410 which are described above. In certain implementations, the system may 500 in the above with reference to 1 described readout system 10 be included.

The system 500 contains an integration operational amplifier 510 , a capacitor 520 , a capacitor 530 , Switch 531 - 544 , a capacitor 550 , a capacitor 560 , a capacitor 585 , a capacitor 595 , an operational amplifier 570 , an operational amplifier 580 and a comparator 590 , Each of these components will be described in more detail below. Although in the implementation of 5 specific capacitance values for the capacitors 530 . 550 . 560 Of course, other capacity values may be used in other implementations. As will be described below, the system can 500 In certain implementations, perform a compare operation over six phases. In some implementations, two of these six phases correspond to those described above 3 described readout phases. Three of the six phases are used to reset circuit components and account for noise and voltage offsets. During the final phase of the comparison operation, the system performs 500 a one-bit quantization. The following is based on 7 a timing chart of the comparison operation is described.

During the first phase of the comparison operation, the integration operational amplifier becomes 510 reset to a known state. Resetting the integration operational amplifier 510 allows the integration operational amplifier 510 is set to a known state, and allows a noise or leakage current to be canceled from previous operations before the integration operational amplifier 510 performs an integration operation on the input currents during the second phase of the readout operation. More specifically, during the first phase of the comparison operation, the switches 531 . 532 and 534 closed, giving the integration operational amplifier 510 effectively configured in a unity gain configuration. In a particular implementation, during this first phase of the comparison operation, the capacitor becomes 520 and the capacitor 530 is charged to the voltage V _b + V _offset + V _cm, and the input voltage at the input node A is set to V _b + V _offset . V _B and V _cm are DC power supply voltages provided to the integration operational amplifier 510 be supplied. Similarly, Voffset is a DC offset voltage common to the integration operational amplifier 510 is supplied to the integration operational amplifier 510 properly bias.

During the second phase of the comparison operation, the integration operational amplifier may 510 at a receiving reference current, I _Ref , at a device current I _device and at a monitor line leakage current I _leakage perform an integration operation. This phase of the current operation can be similar to that described above 3 be described first phase of the second current readout implementation. The switches 532 . 533 and 535 are closed, what's in the capacitors 520 and 530 stored charge a way to the storage capacitor 550 provides. The effective second phase integration current (Iint1) is Iint1 = I _device - I _Ref + I _leakage . The output voltage of the integration operational amplifier 510 during this phase, V _int1 = (I _int1 / C _int ) * t _int + V _cm , where C _int = the sum of the capacitance _{values of} the capacitor 520 and the capacitor 530 and t _{int is} the time over which the current passes through the integration operational amplifier 510 is processed. The output voltage V _int1 becomes in the capacitor 550 saved.

During the third phase of the comparison operation, the integration operational amplifier becomes 510 reset to a known state. Resetting the integration operational amplifier 510 allows the integration operational amplifier 510 is set to a known state, and allows noise or leakage current to cancel out from previous operations before the integration operational amplifier 510 during the fourth phase of the read-out operation performing an integration operation on the input currents.

During the fourth phase of the compare operation, the integration operational amplifier performs 510 a second integration operation. However, this time only the monitoring line leakage will be integrated. Thus, during the fourth phase, the effective integration _current (I _int2 ) is I _int2 = I _leakage . This phase of the current operation may be similar to that described above 3 be described first phase of the second current readout implementation. The output voltage of the integration operational amplifier 510 during this phase V _int2 = (I _int2 / C _int ) * t _int + V _cm . As described above, t _{int is} the amount of time that the current passes through the integration operational amplifier 510 is processed. During this phase is the switch 537 closed and is the switch 535 open so that the output voltage V _{int2 of} the integration _{operational amplifier} 510 for the fourth phase in the capacitor 560 is stored.

During the fifth phase of the comparison operation, the output voltages of the two integration operations are amplified and subtracted to produce an output voltage indicative of the difference between the measured device current and the reference current. Specifically, in this phase, the outputs of the capacitors 550 and 560 to the first amplification operational amplifier 570 Posted. Thereupon, the output of the first amplification operation amplifier becomes 570 to the second amplification operational amplifier 580 Posted. The operational amplifier 570 and 580 amplify the inputs from the capacitors 550 and 560 wherein the differential _input voltage to the capacitors is described by the following equation: V _diff = V _{int1 -V int2} = (t _int / C _int ) * (I _{int1 -I int2} ) = (t _int / C _int ) I _{device -I Ref} .

The use of multiple operational amplifiers (ie, the operational amplifier 570 and 580 ) allows increased amplification of the inputs from the capacitors 550 and 560 , In certain implementations, the operational amplifier is 580 omitted. Further, the operational amplifiers 570 and 580 During the fourth phase of the read-out operation, it calibrates and its DC offset voltages before the start of the fifth phase in the capacitors 585 and 595 saved to remove offset errors.

If the integrator is configured to perform one-bit quantization during the optional sixth phase of the compare operation, the quantizer becomes 590 released and he leads at the Output voltage of the operational amplifier 570 and / or 580 performs a quantization operation. As discussed above, this output voltage indicates the difference between the measured device current and the reference current. Thereafter, the quantized signal may be received from external circuitry (eg, from the controller 112 ) can be used to determine how the device current differs from the reference current and to adjust the programming voltage for the device of interest accordingly. In certain implementations, the sixth phase of the readout operation begins only when the input and output voltages of the operational amplifiers 570 and 580 are regulated.

The currents flowing to the integration operational amplifier during the second and fourth phases of the comparison operation described above 510 may be similar to the currents applied during the first and second phases of the current readout operation described above and summarized in Tables 1 and 2, respectively. As described above, the inputs applied during the phases of a current read-out operation may vary and occur in different orders. That is, in certain implementations, the integration operational amplifier may be used 510 During the first and second phases of a current read-out operation (as described, for example, in Tables 1 and 2), different inputs are applied. Further, the order of inputs during the first and during the second phase of a stream read operation may be reversed in certain implementations.

6 FIG. 12 illustrates a circuit diagram of a current integrator system according to the present disclosure configured to generate a multi-bit output indicating the difference between a device current and a reference current. FIG. Apart from that, the system 600 includes circuitry configured to produce analog outputs that can be processed by a multi-bit quantizer, it is similar to the above circuit 500 , The system can be more specific 600 receive a device current from a device of current interest and a reference current and generate a voltage indicative of a difference between a device current and a reference current. This voltage may then be passed as an input voltage to a quantizer as disclosed herein. Unlike the system 500 leads the system 600 assigned quantizer from a multi-bit quantization and he is in a circuit external to the Stromintegratorsystem 600 , In certain implementations, the system may 600 in terms of the above 1 described readout system 10 be included.

More precisely the system contains 600 an integration operational amplifier 610 , a capacitor 620 , a capacitor 630 , Switch 631 - 642 , a capacitor 650 , a capacitor 660 , an analog buffer 670 , an analog buffer 680 , an analog multiplexer 690 , an analog buffer 655 and an analog buffer 665 , Although in the implementation of 6 specific capacitance values for the capacitors 620 . 630 . 650 and 660 Of course, other capacity values may be used in other implementations. Although the analog multiplexer 690 (corresponding to 24 read-out channels) is shown as a 24-to-1 multiplexer, other types of analog multiplexers may also be used in other implementations. In the following, each of these components will be described in more detail.

In certain implementations, the system may 600 perform a comparison operation over six phases similar to those described above with reference to 5 described six phases. However, in certain implementations, unlike in the case of 5 described comparison clock signals, the timing of the fifth and the sixth phase in the comparison operation off 5 control, after the fourth phase of the comparison operation 6 remain low to allow for multi-bit quantization.

As mentioned above, the four phases of the comparison operation can be similar to those described above with reference to FIG 5 Be described in which the system 500 configured to perform a one-bit integration. Specifically, during the first phase of the comparison operation, the integration operation amplifier becomes 610 reset to a known state. Resetting the integration operational amplifier 610 allows the integration operational amplifier 610 is set to a known state, and allows a noise or leakage current to be canceled from previous operations before the integration operational amplifier 610 performs an integration operation on the input currents during the second phase of the readout operation. More specifically, during the first phase of the comparison operation, the switches 631 . 632 and 634 closed, giving the integration operational amplifier 510 effectively configured in a unity gain configuration. In a given implementation, the capacitor will be 620 and the capacitor 630 is charged to the voltage V _b = V _offset + V _cm, and the input voltage at the input node A is set to V _b + V _offset during this first phase of the comparison operation. V _B and V _cm are DC power supply voltages that are the integration operational amplifier 610 be supplied. Similarly, V _{offset is} a DC offset voltage associated with the integration operational amplifier 610 is supplied to the integration operational amplifier 510 properly bias.

During the second phase of the comparison operation, the integration operational amplifier may 610 at the receiving reference current, I _Ref , at a device current I _device and at a monitor line leakage current I _leakage perform an integration operation. This phase of the current operation can be similar to that described above 3 be described first phase of the second current readout implementation. The switches 632 . 633 and 635 are closed, what's in the capacitors 620 and 630 stored charge a way to the storage capacitor 650 provides. The effective second phase integration _current (I _int1 ) is I _int1 = I _device - I _Ref + I _leakage . The output voltage of the integration operational amplifier 610 during this phase, V _int1 = (I _int1 / C _int ) * t _int + V _cm , where C _int = the sum of the capacitance _{values of} the capacitor 620 and the capacitor 630 and t _{int is} the amount of time that the current passes through the integration operational amplifier 610 is processed. The output voltage V _int1 becomes in the capacitor 650 saved.

During the third phase of the comparison operation, the integration operational amplifier becomes 610 reset to a known state. Resetting the integration operational amplifier 610 allows the integration operational amplifier 610 is set to a known state, and allows a noise or leakage current to be canceled from previous operations before the integration operational amplifier 510 performs an integration operation on the input currents during the fourth phase of the readout operation.

During the fourth phase of the compare operation, the integration operational amplifier performs 510 a second integration operation. However, this time only the monitoring line leakage current (I _leakage ) is integrated. Thus, during the fourth phase, the effective integration _current (I _int2 ) is I _int2 = I _leakage . This phase of the current operation can be similar to that described above 3 be described first phase of the second current readout implementation. The output voltage of the integration operational amplifier 510 during this phase V _int2 = (I _int2 / C _int ) * t _int + V _cm . During this phase is the switch 537 closed and the switch 535 open so that the output voltage V _{int2 of} the integration _{operational amplifier} 510 for the fourth phase in the capacitor 560 is stored.

After the fourth phase of the comparison operation using the system 600 become the capacitors 650 and 660 over the switches 639 respectively. 640 with the internal analog buffer 670 and with the internal analog buffer 680 coupled. Then the outputs of the analog buffers 670 and 680 via an analogue multiplexer 690 to the external analog buffer 655 or to the external analog buffer 665 Posted. Thereupon, the outputs of the external analog buffer 655 . 665 (analog output P and analog output N) are sent to a multi-bit quantizer (not shown) which can perform multi-bit quantization on the received differential signal.

7 FIG. 12 illustrates a timing diagram for an exemplary comparison operation, which may be e.g. B. using the circuit 500 or the system 600 which are described above can be executed. As above regarding 4 has been described, the signals Ph1-Ph6 are clock signals provided by a clock signal control register such as the Phase_gen register 412 can be generated. Further, as described above, in certain implementations, the first four phases of a read-out operation are similar for both a one-bit and a multi-bit compare operation. However, the phase signals ph5 and ph6 remain low for a multi-bit compare operation while the read and quantize operations are being processed.

As above based on 5 and 6 During the first phase of the comparison operation, an integration operational amplifier (eg, the operational amplifier 510 or 610 ), which allows the integration operational amplifier to return to a known state. A V2I conversion circuit (eg, the V2I conversion circuit 13 or 14 ) is programmed to supply or extract a reference current (eg, a 1 μA current). As described above, during a readout operation, a current integrator compares a measured device to the generated reference current and evaluates the difference between the differential and reference currents.

As above based on 5 and 6 during the second phase of a read-out operation on the received reference current, on the received device current and on the received monitor line leakage current, the integration operational amplifier performs one Integration operation off. Thereafter, during the third phase of the compare operation, the integration operational amplifier is reset and the V2I conversion circuit is reset during the third phase after the "RD" control signal (as in FIG 3 has been disabled) so that I _{Ref is} 0 μA. After the third phase of the comparison operation, the integration operational amplifier performs further integration in the fourth phase, but unlike the integration performed during the first phase in this fourth phase as described above, only the monitor line leakage current is integrated.

During the fifth phase of a one-bit compare operation, the outputs of the integration operational amplifier are amplified by one or more gain operational amplifiers (eg, the op amp 570 and / or the operational amplifier 580 ) processed. As described above, the outputs of an integration operational amplifier are voltages that are generated during a comparison operation in capacitors (eg, in the capacitors 52 . 530 . 620 and or 630 ) can be stored.

During a one-bit compare operation, the outputs of the one or more gain operational amplifiers are applied to a quantizer (eg, to the quantizer) during the sixth phase of the readout operation 560 ) so that a one-bit quantization operation can be performed. As in 7 In some implementations, there may be temporal overlap between the fifth and sixth phases of a read-out operation, but the sixth phase does not begin until the input and output voltages of the operational amplifier are equalized.

As in 7 In some implementations, a second compare operation may begin during the fifth and sixth phases of a prior compare operation. That is, the current integrator can be reset while its outputs are being processed by the preamplifier and / or while the outputs of the operational amplifier are being evaluated by the comparator.

8th FIG. 12 illustrates a block diagram illustrating a system configured to perform a current compare operation using a current comparator in accordance with the present disclosure. FIG. As above based on 1 current comparators such as the current comparator (CCMP) 810 be configured to calculate variations of device currents based on a comparison with one or more reference currents. In certain implementations, the reference currents are implemented by V2I conversion circuits, such as the V2I conversion circuits 820 and 830 each similar to the V2I conversion circuit described above 200 could be.

In certain implementations, the CCMP 810 receive power over a first monitor line from a pixel of interest and from a neighboring monitor line (eg, in the column immediately adjacent to the pixel of interest) on a display panel (not shown). The monitor lines, one for each column in the display panel, are parallel and in close proximity to each other and approximately the same length. A measurement of a current from a device of interest (eg, a pixel circuit) may be offset by the presence of a leakage current and a noise current during a readout of the device current.

To eliminate the contribution of the leakage and noise currents from the measurement, an adjacent monitor line is briefly turned on to allow the leakage and noise currents to be measured. As with the current integrators described above, the current flowing across the device of interest is measured along with its leakage and noise components and with a reference current. The device current may include the current through a driving transistor of a pixel (I _TFT ) and / or the current through the pixel light emitting device (I _OLED ). Thereupon, a voltage corresponding to the measured device current and the measured reference current is stored in analog or digital form according to the aspects disclosed herein or generated within a current comparator. As will be described in more detail below, readings of the device currents, the leakage currents, the noise currents and the reference currents take place over two phases. This two-phase readout procedure may be referred to as correlated double sampling. After the two readout phases have been completed, the stored voltages are amplified and subtracted so that voltages corresponding to the leakage and noise currents measured by an adjacent monitor line (such as in the immediately adjacent column) are then subtracted from the measured current of is subtracted from the pixel current of interest, so that for use in compensating for nonuniformities and / or degradation of this pixel circuit, only a voltage corresponding to the difference between the actual current across the pixel circuit and the reference current remains.

In other words, current comparators according to the present disclosure utilize the structural similarities between the monitor lines to extract the leakage and noise components from an adjacent monitor line, and then subtract these unwanted components from a pixel circuit measured by a monitor line of interest to provide highly accurate measurement of the pixel line Device current, which is then quantified as a difference between the measured current (independent of leakage and noise currents) and a reference current. This difference is highly accurate and can be used for the accurate and rapid compensation of nonuniformities and / or degradation. Since the actual difference between the measured current of a pixel circuit, unimpaired by leakage or noise current inherent in the readout, is quantified, any non-uniformity or degradation effects can be quickly compensated for by a compensation scheme.

As in 8th is shown includes a pixel device 810 a write transistor 811 , a drive transistor 812 , a reading transistor 813 , a light emitting device 814 and a memory element 815 , The storage element 815 can optionally be a capacitor. In certain implementations, the light emitting device (LED) may 814 an organic light emitting device (OLED). The write transistor 811 receives from the data line 835 Program information (eg, a voltage V _DATA based on a write _{enable control} signal, "WR"). The programming information may be in the memory element 815 are stored and connected to the gate of the drive transistor 812 be coupled to a current through the LED 814 head for. If a reading transistor 813 (eg, using an "RD" control signal that, as in 8th is shown with the gate of the read transistor 813 is coupled) becomes the monitoring line 845 with the drive transistor 812 and with the LED 814 electrically coupled, so that the current from the LED 814 and / or from the drive transistor 812 over the monitoring line 845 can be monitored.

More specifically, the CCMP receives 810 over the monitoring line 845 an input current from the device 840 when the read transistor (eg via a control signal) is activated. As above based on 1 may be a switching matrix such as the switching matrix 860 used to select which received signal or signals received to the CCMP 810 to be sent. In certain implementations, the switch matrix may 340 Currents from 30 monitored columns of a scoreboard (eg the scoreboard) 101 ) and select which of the monitored columns for further processing to the CCMP 810 to be sent. After receiving and processing the currents from the switching matrix 860 generates the CCMP 810 a voltage output, Dout, representing the difference between the measured device current and that through the V2I conversion circuit 820 indicates generated reference current.

Optionally, the V2I conversion circuit 820 be switched on and / or off using the control signal IREF1.EN. In addition, biases VB1 and VB2 may be used to establish a virtual ground state at the inputs of the CCMP 810 adjust. In certain implementations, VB1 may be used to adjust the voltage level for the input voltage I _in , and VB2 may be used as an internal common-mode voltage.

In 8th receives the CCMP 810 at a first node, a first input current I _P and at a second node a second input current I _N. The input current I _P is a combination of the over the monitoring line 845 from the device 840 received stream and one through the V2I conversion circuit 810 generated first reference _current , I _Ref1 . The input current I _N is a combination of the over the monitoring line 855 received stream and by the V2I conversion circuit 830 generated reference _current , I _Ref2 . As described above, a switching matrix such as the switching matrix 860 used to select which received signal or signals received to the CCMP 810 to be sent. As will be described in more detail below, the switching matrix 860 in certain implementations, receive streams from a number of columns of a display panel and select which of the monitored columns to send to the CCMP for further processing. After receiving and processing the streams from the switching matrix 860 generates the CCMP 810 an output signal, D _out , which indicates the difference between the device and reference currents. The processing of the input currents and the generation of the output signal, D _out , will be described in more detail below.

As discussed above with respect to current integrator circuits, a current readout process for generating a current indicative of the differences between measured device currents and one or more reference currents while minimizing the effect of noise is found in particular Implementations take place over two phases. Current readout processes for CCMPs can also take place over two phases. More specifically, during a first phase of a first implementation, the two V2I conversion circuits are 820 and 830 switched off, so no reference current in the CCMP 810 flows. In addition, a device of interest (eg, a pixel of interest) may be driven such that current flows through the device drive transistor and / or via the light emitting device. This stream can be referred to as I _device . Except I _device leads the monitoring line 845 a leakage current I _leak1 and a noise current I _noise1 . The monitoring line 855 carries the leakage current I _leak1 and the noise current I _noise1 , although that with the monitoring line 855 coupled pixel is not driven. Since the monitor lines are adjacent to each other, the noise current is on the monitor line 855 essentially the same as the noise current on the monitor line 845 ,

Thus, I _{P is} the same during the first phase of this implementation: I _device + I _leak1 + I _noise1 .

Similarly, I _{N is} the same during the first phase of this implementation: I _device + I _leak2 + I _noise1 .

As will be described in more detail below, an output voltage corresponding to the difference between I _P and I _{N will become} within the CCMP after the first phase of the readout process and during a second phase of the readout process 810 saved. This output voltage is proportional: I _P - I _N = I _device + I _leak1 - I _leak2 .

During the second phase of the first implementation, the V2I conversion circuit is 820 turned on while the V2I conversion circuit 830 is turned off, leaving a single reference _current , I _Ref1 , in the CCMP 810 flows. Other than in the first phase of the implementation is the one with the monitoring line 845 coupled device of interest switched off. Thus, the monitoring line leads 845 only the leakage current I _leak1 and the noise current I _noise2 , while the monitoring line 845 only the leakage current I _leak2 and the noise current I _noise2 leads.

Thus, I _{P is} the same during the second phase of this implementation: I _Ref1 + I _leak1 + I _noise2 .

Similarly, I _{N is} the same during the second phase of this implementation: I _leak2 + I _noise2 .

The output voltage of the second phase is proportional: I _Ref + I _leak1 - I _leak2 .

After the second phase of the measurement procedure is completed, the outputs of the first phase and the second phase (eg, using a differential amplifier) are subtracted to produce an output voltage indicative of the difference between the device currents and the reference currents. Specifically, the output voltage of the subtraction operation is proportional: (I _device + I _leak1 - I _leak2 ) - (I _Ref + I _leak1 - I _leak2 ) = I _Device - I _Ref .

Table 3 summarizes the first implementation of differential current readout using a CCMP as described above. In Table 3, "RD" represents one to the gate of the read transistor 813 coupled read control signal. Table 3: CCMP differential reading - first implementation Sample 1 Sample 2 RD ONE OUT I _device I _TFT / I _OLED 0 Electricity on the monitoring line 845 I _device + I _leak1 + I _noise1 I _leak1 + I _noise2 Electricity on the monitoring line 855 I _leak2 + I _noise1 I _leak2 + I _noise2 I _REF1 0 I _ref I _REF2 0 0 I _P I _device + I _leak1 + I _noise1 I _Ref + I _leak1 + I _noise2 I _N I _leak2 + I _noise1 I _Mon2 + I _Ref = I _leak2 + I _noise2 Output voltage proportional I _P - I _N = I _device + I _leak1 - I _leak2 I _P - I _N = I _Ref + I _leak1 - I _leak2

A second implementation of stream reading using a CCMP also takes place over two phases. During a first phase of the second implementation, the V2I conversion circuit is 820 configured to take a negative reference current, -I _Ref , while the V2I conversion circuit 830 is turned off, leaving only the reference current -I _Ref in the CCMP 810 flows. In addition, a pixel of interest may be driven so that the current I _{device flows} through the drive transistor and / or via the light emitting _device of the pixel. As discussed above, the monitor line performs 845 except I _device a leakage current I _leak1 and a noise current I _noise1 . The monitoring line 855 carries a leakage current I _leak2 and a noise current I _noise1 , although that with the monitoring line 855 coupled pixel is not driven. Since the monitor lines are adjacent to each other, the noise current is on the monitor line 855 essentially the same as the noise current on the monitor line 845 ,

Thus, I _{P is} the same during the first phase of the second implementation: I _device - I _Ref + I _leak1 + I _noise1

Similarly, I _N is the same during the first phase of the second implementation: I _leak2 + I _noise2 .

In addition, the stored output voltage is proportional to the first phase: I _device - I _Ref + I _leak1 - I _leak2 .

During the second phase of the second implementation, both the V2I conversion circuit 820 as well as the V2I conversion circuit 830 switched off, so no reference current in the CCMP 810 flows. Other than in the first phase of the second implementation is also with the monitoring line 845 coupled pixels of interest switched off. Thus, the monitoring line leads 845 only the leakage current I _leak1 and the noise current I _noise2 , while the monitoring line 855 only the leakage current I _leak2 and the noise current I _noise2 leads.

Thus, I _{P is} the same during the second phase of the second implementation: I _leak1 + I _noise2

Similarly, I _{N is} the same during the second phase of this implementation: I _leak2 + I _noise2

In addition, the output voltage of the second phase is proportional: I _leak1 - I _leak2

After the second phase of the readout process is completed, the outputs of the first phase and the second phase (eg, using a differential amplifier) are subtracted to produce a voltage indicative of the difference between the device currents and the reference currents. More precisely, the voltage is proportional: (I _device - I _Ref + I _leak1 - I _leak2 ) - (I _leak1 - I _leak2 ) = I _device - I _Ref .

Table 4 summarizes the second implementation of a differential current readout using a CCMP as described above. In Table 4, "RD" represents one to the gate of the read transistor 813 coupled read control signal. Table 4: CCMP difference reading - second implementation Sample 1 Sample 2 RD ONE OUT I _device I _TFT / I _OLED 0 Electricity on the monitoring line 845 I _device + I _leak1 + I _noise1 I _leak1 + I _noise2 Electricity on the monitoring line 855 I _leak2 + I _noise1 I _leak2 + I _noise2 I _REF1 -I _REF 0 I _REF2 0 0 I _P I _device - I _REF + I _leak1 + I _noise1 I _leak1 + I _noise2 I _N I _leak2 + I _noise1 I _leak2 + I _noise2 Output voltage proportional I _device - I _REF + I _leak1 - I _leak2 I _leak1 - I _leak2

9 FIG. 12 illustrates a block diagram of a current comparator circuit according to the present disclosure. FIG. In certain implementations, the current comparator circuit (CCMP) may 900 similar to the above based on 8th described CCMP 810 be. The CCMP 900 like the CCMP 810 Evaluate the difference between a device current (eg, a current from a pixel of interest to a display panel) and a reference current. More precisely, the CCMP 900 like the CCMP 810 in a readout system (eg in the readout system 10 ) and evaluate the difference between a device current (eg, a current from a pixel of interest on a display panel) and a reference current. In certain implementations, the CCMP 900 output a one-bit quantized output (D _out ) indicating the difference between the device current and the reference current. The quantized output may be output to a controller (not shown) that is configured to program the measured device (eg, the measured pixel) to account for threshold voltage shifts, other aging effects, and the effects of manufacturing nonuniformities.

As described above, as disclosed herein, CCMPs take into account the leakage and noise currents by utilizing the structural similarities between the monitor lines to extract the leakage and noise components from an adjacent monitor line, and then these unwanted components from a device measured by a monitor line of interest ( sub-pixel) to obtain a highly accurate measurement of the device current, which is then quantified as a difference between the measured current (independent of leakage and noise currents) and a reference current. Since the effects of leakage and noise currents have been taken into account, this difference is highly accurate and can be used for the accurate and rapid compensation of nonuniformities and / or degradation in the measured device or in surrounding devices. 9 illustrates some of the components included in an exemplary CCMP as disclosed herein.

More precisely, the CCMP 900 Input currents from a device of interest (eg from the device 840 ) and from a neighboring monitoring line on a display panel (not shown) receive. The received input currents may be similar to those discussed above 8th Be debated. In certain implementations, the input stage calculates 920 the difference between the input currents from the display panel and that through the reference current generator 910 generated reference currents. In certain implementations, the reference current generator 910 similar to the V2I conversion circuit described above 200 be. The entrance level 920 processes the input currents to produce an output voltage indicative of the difference between the device current and the reference current. During generation of the output voltage, the slew rate enhancement circuit may 930 used to control the speed of adjustment of the components in the input stage 920 to improve. More specifically, the slew rate improving circuit 930 the response of the input stage 920 to changes in the voltage level of the panel or the bias input to the input stage 920 monitor. If the input level 920 Leaves the linear operating range, the slew rate improvement circuit 930 provide on demand a charge / discharge current until the input stage 920 returns to its linear operating range.

As based on 10 described in more detail, the input stage 920 use a differential architecture. Among other advantages, the use of a differential architecture allows the input stage 920 provides a low-noise behavior. Furthermore, the input stage 920 Because of its configuration and its two-stage current readout process, it is configured to minimize the effects of external leakage and external noise and is relatively immune to clock jitter.

The output of the input stage 920 is for further processing to the preamplification stage 940 Posted. More specifically, the preamplification stage receives 940 in certain implementations, the output voltages (from the first and second read phases, as described above) from the input stage 920 and then mixes these voltages and amplifies them to produce a differential input to the quantizer 950 provide. In certain implementations, the preamplification stage uses 940 a differential architecture to ensure a high interference suppression ratio (PSRR).

In certain implementations, the preamplification stage includes 940 a switched capacitor network and a full differential amplifier (not shown). The switch capacitor network can provide an offset voltage and noise from both the input stage 920 as well as in the preamplification stage 940 detect and eliminate contained differential amplifier. The offset suppression and the noise suppression may be performed before a device current readout operation. After the offset and noise cancellation has been performed by the switched-capacitor network, the pre-amplification stage may be implemented 940 from the entrance level 920 amplify received voltages and, as described above, a differential input signal to the quantizer 950 provide.

The output of the preamplification stage 940 gets to the quantizer 950 Posted. The quantized output of the quantizer is a one-bit value indicating the difference between the received device current and the reference current. The quantized output may be output to a controller (not shown) configured to program the measured device (eg, the measured pixel) to account for threshold voltage shifts, other aging effects, and the effects of manufacturing nonuniformities.

10 FIG. 12 illustrates a circuit diagram of a current comparator input stage circuit (CCMP input stage circuit) according to the present disclosure. In certain implementations, the input stage circuitry may be 1000 similar to the above based on 9 described input stage 920 be. The input stage circuit 1000 is like the entrance level 920 configured to calculate the variations of the device currents based on a comparison with one or more reference currents. The input stage circuit 1000 may be configured to provide differential reading using a two-phase current comparison operation.

More specifically, the transconductance amplifier (OTA) 1010 and the OTA 1020 during the first phase of the current comparison operation at the source terminals of the transistors 1030 respectively. 1040 each a virtual ground state. The virtual ground states are determined using negative feedback loops in the OTAs 1010 and 1020 educated. Because of the virtual earth conditions at the terminals of the OTA 1010 and the OTA 1020 flow the input currents I _P and I _N (similar to the above with reference to 8th described currents I _P and I _N ) in the nodes A and B, respectively. Thus, the current through the transistor 1030 ( 1040 ) equal to the sum of the external bias current 1035 and the input current I _P. Similar is the current across the transistor 1040 equal to the sum of the external bias current 1045 and the input current I _N. Further any change in the input currents I _P and IN affects the currents across the transistors 1030 respectively. 1040 , The transistors 1050 and 1070 ( 1060 and 1080 ) set for the transistors 1030 ( 1040 ) provide a high-impedance active load and convert the input signals I _P and I _N into detectable voltage signals, which then pass through the capacitors 1075 respectively. 1085 get saved. At the end of the first phase are the switches 1055 and 1065 opened, effectively closing the current paths between nodes VG1 and VD1 (VG2 and VD2).

Apart from that, the switches 1055 and 1065 during this phase, and that the input currents I _N and I _P deviate from the input currents during the first phase, the second phase of the exemplary current readout operation is using the input stage circuit 1000 similar to the first phase described above. Specifically, the input currents I _N and I _P correspond to the second sample input currents described in Tables 3 and 4 above, which describe input currents during a CCMP current comparison operation. As described above, the order of the first and second phases of the current comparison operations described in Tables 3 and 4 may be reversed in certain implementations. Because of the I-V characteristics of transistors operating in a saturation mode, the difference between the gate and drain voltages of the transistors 1050 respectively. 1060 at the end of the second phase, proportional to the difference between the input currents during the first and second phases of the readout operation. After the second phase of the readout operation is completed, differential signals corresponding to voltages at nodes VG1, VG2, VD1 and VD2 are amplified and mixed as described above to a preamplification stage such as the preamplification stage described above 1040 Posted.

11 FIG. 12 illustrates a timing diagram for an exemplary comparison operation provided by a current comparator circuit, such as, for example, FIG. B. using the circuit 500 or the system 600 which are described above, is executed. As above based on 8th For example, an exemplary readout operation using a current comparator as disclosed herein may take place over two phases. Besides the two elite phases shows 11 a CCMP calibration phase and a comparison phase, both of which are described in more detail below. The signals ph1, ph3 and ph5 are clock signals representing the timing of the in 10 control the operation shown by a clock signal control register such as the above-described clock control register Phase_gen 412 can be generated.

During the first phase of in 10 The comparison operation shown is a CCMP (eg the CCMP 900 ), which allows the CCMP to return to a known state before the first read is performed in the compare operation.

During the second and third phases of the comparison operation, the CCMP leads to the one of the monitor lines on a display panel (eg, the ones described above with reference to FIG 8th described monitor lines 845 and 855 ) received inputs a first reading or a second reading. As described above, a CCMP as disclosed herein may carry currents from a first monitor line carrying current from a device of interest (eg, from a driven pixel on a display line) along with noise current and leakage current, and from a second monitor line Noise current and leakage current leads, received. In certain implementations, the first monitor line or the second monitor line carries during the in 11 also shown a reference current. Exemplary monitoring line currents for this phase are summarized in Tables 3 and 4 above.

As above based on 8th and 9 A single-bit quantizer included in a CCMP as disclosed herein, upon receipt and processing of input signals during the two phases of a read-out operation, may generate a one-bit quantized output signal representing the differences between the received device devices. and reference currents. During the fourth phase of the in 11 As shown, a quantizer compares the signals generated during the first and second readout operations to produce a one-bit output signal. As described above, the quantized output may be output to a controller (not shown) configured to program the measured device (eg, the measured pixel) to detect threshold voltage shifts, other aging effects, and the effects of To account for manufacturing non-uniformities.

12 FIG. 13 illustrates in a flow chart an exemplary method of processing the quantized output of a current comparator or current integrator as described herein. As described above, the quantized outputs of the current comparators and current integrators described herein may be controlled by a controller (eg, by the controller 112 ) are processed and Programming a device of interest (e.g., a pixel of interest) may be used to account for threshold voltage shifts, other aging effects, and / or manufacturing nonuniformities.

In the block 1110 A processing circuit block receives the output of the comparator or the quantizer. In the block 1120 The processing circuit block compares the output received value with a reference value (eg, the value of a reference current such as a reference current generated by a V2I conversion circuit as described above). For a one-bit comparator output or one-bit quantizer output, a high or low output value may indicate that the current of the device being measured (eg, TFT or OLED) depends on the specific read procedure used and which device current is being measured ) is higher or lower than the reference current generated by a V2I conversion circuit. If z. For example, if the TFT current is applied to the "I _P " input of the CCMP using an exemplary CCMP for comparing pixel and reference currents during the first phase of a readout cycle, a low output indicates that I _{TFT is} less than the reference current is. On the other hand, if the OLED current is applied to the "I _P " input of the CCMP during the first phase of the readout cycle, a low output indicates that I _{OLED is} higher than the reference current. An exemplary state table for a CCMP is shown in Table 5 below. For other devices (eg, CIs, differently configured CCMPs, etc.), other state tables may be applicable. Table 5: Comparator output table I _device + I _ref , applied during the phase Phase 1 Phase 2 Input in CCMP Dout = 0 Dout = 1 Dout = 0 Dout = 1 TFT I _P I _TFT > I _Ref I _TFT <I _Ref I _TFT <I _Ref I _TFT > I _Ref OLED I _P I _OLED < ^I Ref I _OLED > I _Ref I _OLED > I _Ref I _OLED <I _Ref TFT I _N I _TFT <I _Ref I _TFT > I _Ref I _TFT > I _Ref I _TFT <I _Ref OLED I _N I _OLED > I _Ref I _OLED <I _Ref I _OLED <I _Ref I _OLED > I _Ref

In the block 1130 is the device current value based on the in block 1120 (eg using a programming current or a programming voltage). In certain implementations, this is a "step-by-step" approach in which the device current value is increased or decreased by a given increment. The blocks 1120 and 1130 may be repeated until the device current value matches the value of the reference current.

In an exemplary implementation, if e.g. For example, if the reference current value is "35", the initial device reference current value is "128" and the step size is "64", the correction of the device value may include the following comparison and adjustment steps:

Step 1: 128> 35 → Decrease the device current value by 64 and decrease the step size to 32 (128 - 64 = 64, new step = 32);

Step 2: 64> 35 → Decrease the device current value by 32 and decrease the step size to 16 (64 - 32 = 32, new step = 16);

Step 3: 32 <35 → Increase the device current value by 161 and reduce the step size to 8 (32 + 16 = 48, new step = 8);

Step 4: 48> 35 → Decrease the device current value by 8 and reduce the step size to 4 (48 - 8 = 40, step = 4);

Step 5: 40> 35 → Decrease the current pixel value by 4 and reduce the step size to 2 (40 - 4 = 36 step = 2);

Step 6: 36> 35 → Decrease the current pixel value by 2 and reduce the step size to 1 (36 - 2 = 34 step = 1);

Step 7: 34 <35 → Increase the current pixel value by 1 (34 + 1 = 35) and complete the comparison / adjustment procedure, since device currents and reference current values are the same.

Although the procedure off 12 With reference to a one-bit output of an exemplary current comparator, similar types of methods may be used to process outputs of other circuit configurations (eg, CIs, differently configured CCMPs, multi-bit outputs, etc.).

As the terms "may" and "optional" are used herein, they are interchangeable. The term "or" includes the linking "and" such that the term A or B or C includes A and B, A and C or A, B and C.

Although particular implementations and applications of the present disclosure have been illustrated and described, it should be understood that this disclosure is not limited to the precise construction and precise compositions disclosed herein, and that various modifications, changes, and alterations may be made from the foregoing descriptions without departing from the spirit of the invention to deviate from the scope of the invention as defined in the appended claims, emerge.

Claims (32)

A method of compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device, the method comprising: Processing a voltage corresponding to a difference between a reference current and a measured first device current flowing through the drive transistor or via the light emitting device of a selected one of the pixel circuits in a readout system; Converting the voltage to a corresponding quantized output signal indicative of the difference between the reference current and the measured first device current in the readout system; and Adjusting a programming value for the selected pixel circuit by an amount based on the quantized output signal so that the memory device of the selected pixel circuit is subsequently programmed using a current or voltage related to the set programming value a controller. The method of claim 1, wherein the voltage is generated by the readout system, the method further comprising the readout system: during a first phase receives the reference current; during a second phase, receiving the measured first device current; and generates the voltage by processing the reference current and the measured first device current. The method of claim 2, wherein the readout system receives a noise current and a leakage current during the first phase and / or during the second phase. The method of claim 3, wherein generating the first input voltage further comprises compensating the received noise current and the received leakage current. The method of claim 3, wherein the readout system receives the noise current and leakage current on a plurality of monitor lines. The method of claim 1, wherein converting the voltage to the corresponding quantized output signal comprises processing a generated analog output voltage using a multi-bit quantizer. The method of claim 1, wherein the reference current is generated by a voltage-to-current conversion circuit. The method of claim 1, wherein a switch matrix selects the measured first current from a plurality of received device currents. The method of claim 1, wherein the polarity of the reference current is reversed before being transmitted. The method of claim 1, wherein the readout system is operable to generate the first input current and to compensate for noise signals via a multi-level current readout operation. The method of claim 1, wherein the conversion circuit comprises a current comparator circuit and / or a current integrator circuit. A method of compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device, the method comprising: Performing a first reset operation on an integration circuit, the reset operation restoring the integration circuit to a first known state; Performing a first current integration operation in the integration circuit, the integration operation operable to integrate a first input current corresponding to a difference between a reference current and a measured first device current flowing across the drive transistor or via the light emitting device of a selected one of the pixel circuits; Storing a first voltage corresponding to the first current integration operation in a first storage capacitor; Performing a second reset operation on the integration circuit, the reset operation restoring the integration circuit to a second known state; Performing a second current integration operation in the integration circuit, the integration operation operable to integrate a second input current corresponding to the leakage current on a reference line; Storing a second voltage corresponding to the second current integration operation in a second storage capacitor; Generating an amplified output voltage corresponding to the difference between the first voltage and the second voltage using one or more amplifiers; and Quantize the amplified output voltage. The method of claim 12, further comprising performing a third reset operation while quantizing the amplified output voltage. The method of claim 12, wherein performing a reset operation on the integration circuit comprises adjusting the integration circuit in a unity gain configuration. The method of claim 12, further comprising removing the offset of one or more amplification circuits. A method of compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device, the method comprising: performing a first reset operation on an integration circuit, the reset operation including the integration circuit restores to a first known state; Performing a first current integration operation in the integration circuit, the integration operation operable to integrate a first input current corresponding to a difference between a reference current and a measured first device current flowing across the drive transistor or via the light emitting device of a selected one of the pixel circuits; Storing a first voltage corresponding to the first current integration operation in a first storage capacitor; Performing a second reset operation on the integration circuit, the reset operation restoring the integration circuit to a second known state; Performing a second current integration operation in the integration circuit, the integration operation operable to integrate a second input current corresponding to the leakage current on a reference line; Storing a second voltage corresponding to the second current integration operation in a second storage capacitor; and performing a multi-bit quantization operation based on the first stored voltage and the second stored voltage. A system for compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device, the system comprising: a readout system configured to: a) process a voltage corresponding to a difference between a reference current and a measured first device current flowing through the drive transistor or via the light emitting device of a selected one of the pixel circuits, and b) converting the voltage to a corresponding quantized output signal indicative of the difference between the reference current and the measured first device current; and a controller configured to set a programming value for the selected pixel circuit by an amount based on the quantized output signal such that the memory device of the selected pixel circuit is subsequently programmed with a current or voltage that is present refers to the programmed programming value. The system of claim 17, wherein the readout system is further configured to: Receiving the reference current during a first phase; Receiving the measured first device current during a second phase; and Generating the voltage by processing the reference current and the measured first device current. The system of claim 18, wherein the readout system is further configured to receive a noise current and a leakage current during the first phase and / or the second phase. The system of claim 19, wherein the readout system is further configured to compensate for the received noise current and the received leakage current. The system of claim 20, wherein the readout system is further configured to receive the noise current and the leakage current on a plurality of monitor lines. The system of claim 17, wherein the readout system is configured to process a generated analog output voltage using a multi-bit quantizer to convert the voltage to a corresponding quantized output signal. The system of claim 17, wherein the reference current is generated by a voltage-to-current conversion circuit. The system of claim 17, wherein a switch matrix selects the measured first device current from a plurality of received device currents. The system of claim 17, wherein the polarity of the reference current is reversed before being transmitted. The system of claim 17, wherein the readout system is further configured to generate the first input current and to compensate for noise signals via a multi-level current readout operation. The system of claim 17, wherein the conversion circuit comprises a current comparator circuit and / or a current integrator circuit. A system for compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor and a light emitting device, the system comprising: a reset circuit configured to: a) a first reset operation at an integration circuit, wherein the reset operation restores the integration circuit to a first known state, and b) performs a second reset operation on the integration circuit, the reset operation restoring the integration circuit to a second known state; an integration circuit configured to: a) a first current integration operation, the integration operation being operable to provide a first input current that is a difference between a reference current and a measured first device current flowing across the drive transistor or via the light emitting device of a selected one of the pixel circuits , corresponds to, and b) performs a second current integration operation in the integration circuit, the second integration operation being operable to integrate a second input current corresponding to the leakage current on a reference line; a first storage capacitor configured to store a first voltage corresponding to the first current integration operation; a second storage capacitor configured to store a second voltage corresponding to the second current integration operation in a second storage capacitor; an amplifier circuit configured to generate an amplified output voltage corresponding to the difference between the first voltage and the second voltage using one or more amplifiers; and a quantizer circuit configured to quantize the amplified output voltage. The system of claim 28, wherein the reset circuit is further configured to perform a third reset operation while the quantizer circuit quantizes the amplified output voltage. The system of claim 28, wherein the reset circuit is further configured to set the integration circuit into a unity gain configuration. The system of claim 28, further comprising circuitry configured to eliminate the offset of one or more amplification circuits. A system for compensating for deviations by a measured device current from a reference current in a display having a plurality of pixel circuits each including a memory device, a driving transistor, and a light emitting device, the system comprising: a reset circuit configured to: a) a first reset operation on an integration circuit, the first reset operation restoring the integration circuit to a first known state, and b) a second reset operation on the integration circuit, the second reset operation notifying the integration circuit of a second one Restore state, execute; an integration circuit configured to: a) a first current integration operation on an integration circuit, the first integration operation being operable to provide a first input current equal to a difference between a reference current and a measured first device current via the drive transistor or via the light emitting device b) a second current integration operation in the integration circuit, the integration operation being operable to integrate a second input current corresponding to the leakage current on a reference line; a first storage capacitor configured to store a first voltage corresponding to the first current integration operation in a first storage capacitor; a second storage capacitor configured to store a second voltage corresponding to the second current integration operation in a second storage capacitor; and a quantizer circuit configured to perform a multi-bit quantization operation based on the first stored voltage and the second stored voltage.

Images