YU44989A - Višeslojno memorijsko štampano kolo za površinsku montažu - Google Patents

Višeslojno memorijsko štampano kolo za površinsku montažu

Info

Publication number
YU44989A
YU44989A YU44989A YU44989A YU44989A YU 44989 A YU44989 A YU 44989A YU 44989 A YU44989 A YU 44989A YU 44989 A YU44989 A YU 44989A YU 44989 A YU44989 A YU 44989A
Authority
YU
Yugoslavia
Prior art keywords
circuit
memory
openings
surface mounting
chips
Prior art date
Application number
YU44989A
Other languages
English (en)
Inventor
V.L. Quattrini
E.P. Fisher
Original Assignee
Bull Hn Information Systems Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull Hn Information Systems Inc. filed Critical Bull Hn Information Systems Inc.
Publication of YU44989A publication Critical patent/YU44989A/sh

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
    • H05K1/0231—Capacitors or dielectric substances
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298—Multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09218—Conductive traces
    • H05K2201/09227—Layout details of a plurality of traces, e.g. escape layout for Ball Grid Array [BGA] mounting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09772—Conductors directly under a component but not electrically connected to the component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10507—Involving several components
    • H05K2201/10545—Related components mounted on both sides of the PCB
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)

Abstract

Višeslojno memorijsko štampano kolo, je dizajnirano i konstruisano tako da gornji i donji sloj sadrže repetitivne šablone otvor/podloga čipova integrisanih kola /IC/ i vodova njihovog medjupovezivanja koji se medjusobno odnose kao predmet i lik u ogledalu. Kolo koristi tehnike površinske montaže kod kojih komponente integrisanih čipova memorijskog niza jesu postavljene i zalemljene sa obeju strana kola čime se udvostručava gustina ili kapacitet memorijskog kola. Memorijski čipovi integrisanih kola, postavljeni na vrh i dno štampanog kola, medjusobno su poravnati kako bi se delili zajednički otvori ili prolazi kod kojih se logički ekvivalentni privedeni ulazni signali razmenjuju na takav način da se smanji broj otvora i dužina spojnog ožičenja.
YU44989A 1988-03-03 1989-03-02 Višeslojno memorijsko štampano kolo za površinsku montažu YU44989A (sh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/163,682 US4891789A (en) 1988-03-03 1988-03-03 Surface mounted multilayer memory printed circuit board

Publications (1)

Publication Number Publication Date
YU44989A true YU44989A (sh) 1992-07-20

Family

ID=22591119

Family Applications (1)

Application Number Title Priority Date Filing Date
YU44989A YU44989A (sh) 1988-03-03 1989-03-02 Višeslojno memorijsko štampano kolo za površinsku montažu

Country Status (5)

Country Link
US (1) US4891789A (sh)
EP (1) EP0335123B1 (sh)
KR (1) KR890015652A (sh)
DE (1) DE68916077T2 (sh)
YU (1) YU44989A (sh)

Families Citing this family (84)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2321135B (en) * 1997-01-11 2001-06-27 Furse W J & Co Ltd Improvements in or relating to thermal trip arrangements
AU628547B2 (en) * 1989-05-19 1992-09-17 Compaq Computer Corporation Modular computer memory circuit board
US5377077A (en) * 1990-08-01 1994-12-27 Staktek Corporation Ultra high density integrated circuit packages method and apparatus
US5367766A (en) * 1990-08-01 1994-11-29 Staktek Corporation Ultra high density integrated circuit packages method
US5475920A (en) * 1990-08-01 1995-12-19 Burns; Carmen D. Method of assembling ultra high density integrated circuit packages
US5446620A (en) * 1990-08-01 1995-08-29 Staktek Corporation Ultra high density integrated circuit packages
AU8519891A (en) * 1990-08-01 1992-03-02 Staktek Corporation Ultra high density integrated circuit packages, method and apparatus
US5420754A (en) * 1990-09-28 1995-05-30 At&T Corp. Stacked board assembly for computing machines, including routing boards
JP2634351B2 (ja) * 1991-04-23 1997-07-23 三菱電機株式会社 半導体装置
US5448450A (en) * 1991-08-15 1995-09-05 Staktek Corporation Lead-on-chip integrated circuit apparatus
JP2634516B2 (ja) * 1991-10-15 1997-07-30 三菱電機株式会社 反転型ｉｃの製造方法、反転型ｉｃ、ｉｃモジュール
US5260892A (en) * 1991-11-21 1993-11-09 Sun Microsystems, Inc. High speed electrical signal interconnect structure
US5297107A (en) * 1992-04-24 1994-03-22 Digital Equipment Corporation Interconnect arrangement for electronic components disposed on a circuit board
US5270964A (en) * 1992-05-19 1993-12-14 Sun Microsystems, Inc. Single in-line memory module
US5702985A (en) * 1992-06-26 1997-12-30 Staktek Corporation Hermetically sealed ceramic integrated circuit heat dissipating package fabrication method
DE4232267C2 (de) * 1992-09-25 2001-08-16 Siemens Ag Leiterplatte mit optimierter Bausteinanordnung insbesondere für Koppelfelder mit hoher Datenrate
US5243497A (en) * 1992-09-29 1993-09-07 Texas Instruments Chip on board assembly
US5484959A (en) * 1992-12-11 1996-01-16 Staktek Corporation High density lead-on-package fabrication method and apparatus
US6205654B1 (en) * 1992-12-11 2001-03-27 Staktek Group L.P. Method of manufacturing a surface mount package
US5303121A (en) * 1992-12-28 1994-04-12 Ncr Corporation Multi-chip module board
US5466892A (en) * 1993-02-03 1995-11-14 Zycon Corporation Circuit boards including capacitive coupling for signal transmission and methods of use and manufacture
US5801437A (en) * 1993-03-29 1998-09-01 Staktek Corporation Three-dimensional warp-resistant integrated circuit module method and apparatus
US5369056A (en) 1993-03-29 1994-11-29 Staktek Corporation Warp-resistent ultra-thin integrated circuit package fabrication method
US5644161A (en) * 1993-03-29 1997-07-01 Staktek Corporation Ultra-high density warp-resistant memory module
US5272664A (en) * 1993-04-21 1993-12-21 Silicon Graphics, Inc. High memory capacity DRAM SIMM
JP3396541B2 (ja) * 1993-08-30 2003-04-14 株式会社東芝 混成集積回路装置を搭載した回路基板
AU3415095A (en) * 1994-09-06 1996-03-27 Sheldahl, Inc. Printed circuit substrate having unpackaged integrated circuit chips directly mounted thereto and method of manufacture
US6025642A (en) * 1995-08-17 2000-02-15 Staktek Corporation Ultra high density integrated circuit packages
US5945732A (en) 1997-03-12 1999-08-31 Staktek Corporation Apparatus and method of manufacturing a warp resistant thermally conductive integrated circuit package
EP0905700A3 (de) * 1997-09-24 2000-08-02 Siemens Aktiengesellschaft Platine für Datenverarbeitungsgerät
JP2000004071A (ja) * 1998-06-16 2000-01-07 Alps Electric Co Ltd 電子回路ユニット
EP1146860A4 (en) * 1999-01-08 2002-07-03 Emisphere Tech Inc POLYMER DRUG DELIVERY SYSTEMS AND COMPOUNDS
US6323060B1 (en) 1999-05-05 2001-11-27 Dense-Pac Microsystems, Inc. Stackable flex circuit IC package and method of making same
US6572387B2 (en) 1999-09-24 2003-06-03 Staktek Group, L.P. Flexible circuit connector for stacked chip module
US6493861B1 (en) 1999-12-28 2002-12-10 Intel Corporation Interconnected series of plated through hole vias and method of fabrication therefor
KR100315751B1 (ko) * 1999-12-31 2001-12-12 송재인 저온 소성 세라믹 다층기판
US6262895B1 (en) 2000-01-13 2001-07-17 John A. Forthun Stackable chip package with flex carrier
US6608763B1 (en) 2000-09-15 2003-08-19 Staktek Group L.P. Stacking system and method
US6462408B1 (en) * 2001-03-27 2002-10-08 Staktek Group, L.P. Contact member stacking system and method
US6940729B2 (en) * 2001-10-26 2005-09-06 Staktek Group L.P. Integrated circuit stacking system and method
US6956284B2 (en) * 2001-10-26 2005-10-18 Staktek Group L.P. Integrated circuit stacking system and method
US7310458B2 (en) 2001-10-26 2007-12-18 Staktek Group L.P. Stacked module systems and methods
US7485951B2 (en) 2001-10-26 2009-02-03 Entorian Technologies, Lp Modularized die stacking system and method
US7202555B2 (en) * 2001-10-26 2007-04-10 Staktek Group L.P. Pitch change and chip scale stacking system and method
US20050009234A1 (en) * 2001-10-26 2005-01-13 Staktek Group, L.P. Stacked module systems and methods for CSP packages
US6576992B1 (en) * 2001-10-26 2003-06-10 Staktek Group L.P. Chip scale stacking system and method
US20050056921A1 (en) * 2003-09-15 2005-03-17 Staktek Group L.P. Stacked module systems and methods
US7656678B2 (en) 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
US20060255446A1 (en) * 2001-10-26 2006-11-16 Staktek Group, L.P. Stacked modules and method
US7026708B2 (en) * 2001-10-26 2006-04-11 Staktek Group L.P. Low profile chip scale stacking system and method
US20040195666A1 (en) * 2001-10-26 2004-10-07 Julian Partridge Stacked module systems and methods
US7371609B2 (en) 2001-10-26 2008-05-13 Staktek Group L.P. Stacked module systems and methods
US6914324B2 (en) * 2001-10-26 2005-07-05 Staktek Group L.P. Memory expansion and chip scale stacking system and method
US20030234443A1 (en) * 2001-10-26 2003-12-25 Staktek Group, L.P. Low profile stacking system and method
US7053478B2 (en) * 2001-10-26 2006-05-30 Staktek Group L.P. Pitch change and chip scale stacking system
US7081373B2 (en) 2001-12-14 2006-07-25 Staktek Group, L.P. CSP chip stack with flex circuit
JP2003249763A (ja) * 2002-02-25 2003-09-05 Fujitsu Ltd 多層配線基板及びその製造方法
US6841029B2 (en) * 2003-03-27 2005-01-11 Advanced Cardiovascular Systems, Inc. Surface modification of expanded ultra high molecular weight polyethylene (eUHMWPE) for improved bondability
US20040245615A1 (en) * 2003-06-03 2004-12-09 Staktek Group, L.P. Point to point memory expansion system and method
US7542304B2 (en) * 2003-09-15 2009-06-02 Entorian Technologies, Lp Memory expansion and integrated circuit stacking system and method
US20060033187A1 (en) * 2004-08-12 2006-02-16 Staktek Group, L.P. Rugged CSP module system and method
US20060043558A1 (en) * 2004-09-01 2006-03-02 Staktek Group L.P. Stacked integrated circuit cascade signaling system and method
US20060055024A1 (en) * 2004-09-14 2006-03-16 Staktek Group, L.P. Adapted leaded integrated circuit module
US20060072297A1 (en) * 2004-10-01 2006-04-06 Staktek Group L.P. Circuit Module Access System and Method
US20060118936A1 (en) * 2004-12-03 2006-06-08 Staktek Group L.P. Circuit module component mounting system and method
US7309914B2 (en) * 2005-01-20 2007-12-18 Staktek Group L.P. Inverted CSP stacking system and method
US20060175693A1 (en) * 2005-02-04 2006-08-10 Staktek Group, L.P. Systems, methods, and apparatus for generating ball-out matrix configuration output for a flex circuit
US20060244114A1 (en) * 2005-04-28 2006-11-02 Staktek Group L.P. Systems, methods, and apparatus for connecting a set of contacts on an integrated circuit to a flex circuit via a contact beam
US7033861B1 (en) 2005-05-18 2006-04-25 Staktek Group L.P. Stacked module systems and method
US7576995B2 (en) * 2005-11-04 2009-08-18 Entorian Technologies, Lp Flex circuit apparatus and method for adding capacitance while conserving circuit board surface area
US7608920B2 (en) * 2006-01-11 2009-10-27 Entorian Technologies, Lp Memory card and method for devising
US7508069B2 (en) 2006-01-11 2009-03-24 Entorian Technologies, Lp Managed memory component
US7304382B2 (en) 2006-01-11 2007-12-04 Staktek Group L.P. Managed memory component
US7605454B2 (en) 2006-01-11 2009-10-20 Entorian Technologies, Lp Memory card and method for devising
US20070158821A1 (en) * 2006-01-11 2007-07-12 Leland Szewerenko Managed memory component
US7508058B2 (en) * 2006-01-11 2009-03-24 Entorian Technologies, Lp Stacked integrated circuit module
US20070164416A1 (en) * 2006-01-17 2007-07-19 James Douglas Wehrly Managed memory component
US20070262429A1 (en) * 2006-05-15 2007-11-15 Staktek Group, L.P. Perimeter stacking system and method
US7468553B2 (en) * 2006-10-20 2008-12-23 Entorian Technologies, Lp Stackable micropackages and stacked modules
US7417310B2 (en) 2006-11-02 2008-08-26 Entorian Technologies, Lp Circuit module having force resistant construction
US7982504B1 (en) 2010-01-29 2011-07-19 Hewlett Packard Development Company, L.P. Interconnection architecture for multilayer circuits
US9324718B2 (en) 2010-01-29 2016-04-26 Hewlett Packard Enterprise Development Lp Three dimensional multilayer circuit
US9326380B2 (en) * 2012-12-27 2016-04-26 Intel Corporation Universal serial bus hybrid footprint design
EP3333852B1 (en) 2016-12-06 2019-04-24 Axis AB Memory arrangement

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3646399A (en) * 1970-03-04 1972-02-29 Gen Electric Printed circuit board construction
US4190901A (en) * 1977-12-01 1980-02-26 Honeywell Information Systems Inc. Printed circuit board apparatus which facilitates fabrication of units comprising a data processing system
GB2060266B (en) * 1979-10-05 1984-05-31 Borrill P L Multilayer printed circuit board
US4651416A (en) * 1983-10-31 1987-03-24 Depaul Albert D Printed circuits
JPS60205895A (ja) * 1984-03-30 1985-10-17 Fujitsu Ltd 半導体記憶装置

Also Published As

Publication number Publication date
US4891789A (en) 1990-01-02
EP0335123B1 (en) 1994-06-15
KR890015652A (ko) 1989-10-30
DE68916077T2 (de) 1995-02-16
DE68916077D1 (de) 1994-07-21
EP0335123A3 (en) 1991-03-20
EP0335123A2 (en) 1989-10-04

Similar Documents

Publication Publication Date Title
YU44989A (sh) Višeslojno memorijsko štampano kolo za površinsku montažu
DE3677937D1 (de) Modul mit zwei gedruckten schaltungsplatten.
EP0377932A3 (en) Package of semiconductor integrated circuits
HK1008616A1 (en) High performance, low cost multi-chip module package
JPS58159360A (ja) 半導体装置
EP0720232A4 (en) MANY CHIP MODULE
EP0285064A3 (en) Multi-chip module structure
FR2669149B1 (fr) Connecteur intermediaire entre carte de circuit imprime et substrat a circuits electroniques actifs.
ATE184730T1 (de) Innerlich verbundene dreidimensionelle schaltungsstruktur höherer dichte
FR2376591A1 (fr) Module a ceramique metallisee et a circuits imprimes
KR930020653A (ko) 반도체 기억 장치의 실장 방법
DE69635603D1 (de) Höckerkontakt für eine Leiterplatte und Halbleitermodul mit derselben
FR2461361B1 (fr) Blocs de puces de circuits integres pour circuits logiques
KR880010641A (ko) 양면메모리 보드
KR930015992A (ko) 플레이트 쓰루 상호연결 소더 씨프
DE3787032D1 (de) Elektronische module hoher dichte, verfahren und erzeugnis.
DE3887599D1 (de) Prüfen von integrierten Schaltungen auf einer bestückten Leiterplatte.
FR2554090B1 (fr) Convoyeur de cartes de circuits imprimes
FR2607609B1 (fr) Carte a circuits integres
DE69118591D1 (de) Anschlussanordnung für einen auf einer Leiterplatte angeordneten Chip
DE69231117D1 (de) Flüssigkristallanzeige-Anordnung
FR2663494B1 (fr) Dispositif electronique a substrat et boitier pour plaquette a circuit imprime.
JPS54139415A (en) Semiconductor channel switch
DE59208335D1 (de) Leiterplatten mit lokal erhöhter Verdrahtungsdichte und konischen Bohrungen sowie Herstellungsverfahren für solche Leiterplatten
KR860002214A (ko) 모듀울 기판 및 이를 사용한 모듀울