YU240389A - Registar fajl memorija sa dvostrukim portom čitanje/upis - Google Patents

Registar fajl memorija sa dvostrukim portom čitanje/upis

Info

Publication number
YU240389A
YU240389A YU240389A YU240389A YU240389A YU 240389 A YU240389 A YU 240389A YU 240389 A YU240389 A YU 240389A YU 240389 A YU240389 A YU 240389A YU 240389 A YU240389 A YU 240389A
Authority
YU
Yugoslavia
Prior art keywords
write
port
registry
read
file
Prior art date
Application number
YU240389A
Other languages
English (en)
Inventor
D.E. Cushing
R. Kharilem
J.K. Sheh
Original Assignee
Bull Hn Information Systems Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull Hn Information Systems Inc. filed Critical Bull Hn Information Systems Inc.
Publication of YU240389A publication Critical patent/YU240389A/sh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Static Random-Access Memory (AREA)
  • Memory System (AREA)
  • Dram (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

Registar fajl memorija dvostrukog porta čitanje/upis koja sadrži modul za izvršavanje ciklusa čitanje/modifikovanje upis operacije unutar jednog sistemskog ciklusa operacije. Registar fajl memorija je konstruisana od jednog ili više (RAM) adresibilnih višebitnih memorijskih nizova organizovanih da grade RAM porta dvostrukog čitanja, porta jednostrukog upisa. Dodatno, registar fajl sadrži više taktovanih ulaznih registara uređenih u parovima za smeštanje signala komande, adrese i podataka za dva porta upisa. Različiti delovi registara vezani su kao ulazi na prvi skup multiplekserskih kola čiji se izlazi vezuju na signal kontrole upisa, ulaze adrese i podataka porta jednostrukog upisa. Port jednostrukog upisa registar fajl memorije omogućen je za upis dva puta za vreme svakog ciklusa. Ovo dozvoljava da se podaci taktovani u ulazne registre za vreme prethodnog ciklusa upišu sekvencijalno u memorijske lokacije registar fajla. Upisom podataka u ulazne registre umesto u registar fajl memoriju u prethodnom ciklusu, vreme zahtevano za upis smanjuje se na minimum.
YU240389A 1988-12-19 1989-12-19 Registar fajl memorija sa dvostrukim portom čitanje/upis YU240389A (sh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/286,552 US4933909A (en) 1988-12-19 1988-12-19 Dual read/write register file memory

Publications (1)

Publication Number Publication Date
YU240389A true YU240389A (sh) 1994-01-20

Family

ID=23099119

Family Applications (1)

Application Number Title Priority Date Filing Date
YU240389A YU240389A (sh) 1988-12-19 1989-12-19 Registar fajl memorija sa dvostrukim portom čitanje/upis

Country Status (9)

Country Link
US (1) US4933909A (sh)
EP (1) EP0374829B1 (sh)
JP (1) JPH0746507B2 (sh)
KR (1) KR930004426B1 (sh)
AU (1) AU626363B2 (sh)
CA (1) CA2005953A1 (sh)
DE (1) DE68922975T2 (sh)
DK (1) DK648089A (sh)
YU (1) YU240389A (sh)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0770213B2 (ja) * 1988-10-03 1995-07-31 三菱電機株式会社 半導体メモリ装置
US5107462A (en) * 1989-02-03 1992-04-21 Digital Equipment Corporation Self timed register file having bit storage cells with emitter-coupled output selectors for common bits sharing a common pull-up resistor and a common current sink
US5261064A (en) * 1989-10-03 1993-11-09 Advanced Micro Devices, Inc. Burst access memory
US5115411A (en) * 1990-06-06 1992-05-19 Ncr Corporation Dual port memory system
JP2573395B2 (ja) * 1990-06-11 1997-01-22 株式会社東芝 デュアルポートメモリ装置
WO1992008230A1 (en) * 1990-10-26 1992-05-14 Micron Technology, Inc. High-speed, five-port register file having simultaneous read and write capability and high tolerance to clock skew
JPH04184788A (ja) * 1990-11-20 1992-07-01 Fujitsu Ltd 半導体記憶装置
US5249283A (en) * 1990-12-24 1993-09-28 Ncr Corporation Cache coherency method and apparatus for a multiple path interconnection network
JP3169639B2 (ja) * 1991-06-27 2001-05-28 日本電気株式会社 半導体記憶装置
US5257236A (en) * 1991-08-01 1993-10-26 Silicon Engineering, Inc. Static RAM
US5321809A (en) * 1992-09-11 1994-06-14 International Business Machines Corporation Categorized pixel variable buffering and processing for a graphics system
US5315178A (en) * 1993-08-27 1994-05-24 Hewlett-Packard Company IC which can be used as a programmable logic cell array or as a register file
US5581720A (en) * 1994-04-15 1996-12-03 David Sarnoff Research Center, Inc. Apparatus and method for updating information in a microcode instruction
US5751999A (en) * 1994-06-23 1998-05-12 Matsushita Electric Industrial Co., Ltd. Processor and data memory for outputting and receiving data on different buses for storage in the same location
US5745732A (en) * 1994-11-15 1998-04-28 Cherukuri; Ravikrishna V. Computer system including system controller with a write buffer and plural read buffers for decoupled busses
US5566123A (en) 1995-02-10 1996-10-15 Xilinx, Inc. Synchronous dual port ram
US5813037A (en) * 1995-03-30 1998-09-22 Intel Corporation Multi-port register file for a reservation station including a pair of interleaved storage cells with shared write data lines and a capacitance isolation mechanism
US5713039A (en) * 1995-12-05 1998-01-27 Advanced Micro Devices, Inc. Register file having multiple register storages for storing data from multiple data streams
KR100190373B1 (ko) * 1996-02-08 1999-06-01 김영환 리드 패스를 위한 고속 동기식 메모리 장치
US5802579A (en) * 1996-05-16 1998-09-01 Hughes Electronics Corporation System and method for simultaneously reading and writing data in a random access memory
US5987578A (en) * 1996-07-01 1999-11-16 Sun Microsystems, Inc. Pipelining to improve the interface of memory devices
US5923608A (en) * 1997-10-31 1999-07-13 Vlsi Technology, Inc. Scalable N-port memory structures
US6360307B1 (en) 1998-06-18 2002-03-19 Cypress Semiconductor Corporation Circuit architecture and method of writing data to a memory
US7400548B2 (en) * 2005-02-09 2008-07-15 International Business Machines Corporation Method for providing multiple reads/writes using a 2read/2write register file array
US7962698B1 (en) 2005-10-03 2011-06-14 Cypress Semiconductor Corporation Deterministic collision detection
JP4201011B2 (ja) * 2006-03-27 2008-12-24 トヨタ自動車株式会社 蓄熱装置
CN102110464B (zh) * 2009-12-26 2015-06-10 上海芯豪微电子有限公司 宽带读写存储器装置
US8862835B2 (en) * 2011-06-14 2014-10-14 Texas Instruments Incorporated Multi-port register file with an input pipelined architecture and asynchronous read data forwarding
US8862836B2 (en) * 2011-06-14 2014-10-14 Texas Instruments Incorporated Multi-port register file with an input pipelined architecture with asynchronous reads and localized feedback

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4287575A (en) * 1979-12-28 1981-09-01 International Business Machines Corporation High speed high density, multi-port random access memory cell
JPS573155A (en) * 1980-06-05 1982-01-08 Ricoh Co Ltd Input and output control circuit for memory device
US4628489A (en) * 1983-10-03 1986-12-09 Honeywell Information Systems Inc. Dual address RAM
US4610004A (en) * 1984-10-10 1986-09-02 Advanced Micro Devices, Inc. Expandable four-port register file
US4623990A (en) * 1984-10-31 1986-11-18 Advanced Micro Devices, Inc. Dual-port read/write RAM with single array
US4811296A (en) * 1987-05-15 1989-03-07 Analog Devices, Inc. Multi-port register file with flow-through of data

Also Published As

Publication number Publication date
DE68922975D1 (de) 1995-07-13
CA2005953A1 (en) 1990-06-19
EP0374829B1 (en) 1995-06-07
KR900010561A (ko) 1990-07-07
EP0374829A2 (en) 1990-06-27
DK648089D0 (da) 1989-12-19
AU4692089A (en) 1990-06-21
DE68922975T2 (de) 1996-03-21
US4933909A (en) 1990-06-12
AU626363B2 (en) 1992-07-30
EP0374829A3 (en) 1991-05-29
JPH0746507B2 (ja) 1995-05-17
JPH02220293A (ja) 1990-09-03
DK648089A (da) 1990-06-20
KR930004426B1 (ko) 1993-05-27

Similar Documents

Publication Publication Date Title
YU240389A (sh) Registar fajl memorija sa dvostrukim portom čitanje/upis
KR970067852A (ko) 반도체 집적회로장치
GB1444084A (en) Generalized logic device
EP0178163B1 (en) A dual access digital storage device
GB2025096A (en) Memory board withlogical address modification
EP0520425B1 (en) Semiconductor memory device
US5269012A (en) Stack memory system including an address buffer for generating a changed address by inverting an address bit
KR910010530A (ko) 램 테스트시 고속 기록회로
KR930701814A (ko) 시리얼 액세스 메모리
KR910008566A (ko) 동기 벡터 프로세서용 제2 인접 통신 네트워크, 시스템 및 방법
US5946256A (en) Semiconductor memory having data transfer between RAM array and SAM array
TW332267B (en) Batch circuit for plug/play in peripheral component interconnect bus
JP4032102B2 (ja) ランダム・アクセス・メモリに対するマルチビット・ブロック書込み
JPH03244059A (ja) Ｄｍａコントローラ
KR970008168A (ko) 듀얼 포트 ram
AU600315B2 (en) Time partitioned bus arrangement
JPS6132758B2 (sh)
SU1460740A1 (ru) Запоминающее устройство
RU1805496C (ru) Запоминающее устройство
KR20160092206A (ko) 반도체 장치
SU1053095A1 (ru) Устройство дл сопр жени с ЭВМ
JP3048668B2 (ja) 半導体メモリ装置
ES8201330A1 (es) Un sistema computador redundante
KR900015145A (ko) 반도체 기억장치
JPS63311182A (ja) テストパタ−ンメモリ回路