WO2024093297A1 - Boucle à verrouillage de phase et procédé de traitement de retard de signal - Google Patents

Boucle à verrouillage de phase et procédé de traitement de retard de signal Download PDF

Info

Publication number
WO2024093297A1
WO2024093297A1 PCT/CN2023/103485 CN2023103485W WO2024093297A1 WO 2024093297 A1 WO2024093297 A1 WO 2024093297A1 CN 2023103485 W CN2023103485 W CN 2023103485W WO 2024093297 A1 WO2024093297 A1 WO 2024093297A1
Authority
WO
WIPO (PCT)
Prior art keywords
delay
control codeword
input control
phase
clock signal
Prior art date
Application number
PCT/CN2023/103485
Other languages
English (en)
Chinese (zh)
Inventor
陶婷婷
毛懿鸿
田洪亮
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Publication of WO2024093297A1 publication Critical patent/WO2024093297A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0818—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/50—All digital phase-locked loop

Definitions

  • the present application relates to the field of wireless communication technology, and in particular to a phase-locked loop and a signal delay processing method.
  • phase locked loop In wireless communication systems, frequency synthesizers based on phase locked loop (PLL) structures are widely used to provide local oscillator signals.
  • sampling clocks In data transmission systems, sampling clocks are generally provided based on phase locked loop structures. The quality of the clock signal output by the phase locked loop structure directly affects the quality of the communication signal or the quality of data transmission.
  • phase multipliers are usually used to increase the frequency of the reference clock, thereby improving the phase noise performance of the phase-locked loop output.
  • fractional frequency division technology is generally used to adjust the instantaneous frequency division value of the frequency multiplier through a sigma-delta modulator (sigma delta modulation, SDM) to obtain fractional frequency division.
  • SDM Sigma delta modulation
  • a digital to time converter (DTC) circuit is generally added, and the delay of the DTC circuit is controlled by adjusting the input control codeword of the DTC.
  • DTC digital to time converter
  • the delay coverage of the DTC circuit in the prior art is relatively large, and the device noise and power consumption of the DTC circuit will increase with the increase of the delay, and different delays will lead to different power ripples, so that the overall circuit has a strong power memory effect, which affects the quality of the phase-locked loop output signal.
  • the present application provides a phase-locked loop and a signal delay processing method to eliminate the power memory effect of a digital clock converter circuit and reduce the sensitivity of the digital clock converter circuit to power noise.
  • the present application provides a phase-locked loop, which at least includes: a digital clock converter circuit and a negative feedback circuit; wherein the digital clock converter circuit includes: a first delay circuit and a second delay circuit; the delay accuracy of the first delay circuit and the second delay circuit is the same; the first delay circuit is used to receive a reference clock signal and a first input control codeword input by an external device; based on the first input control codeword, the reference clock signal is subjected to signal delay processing; the second delay circuit is used to receive a feedback clock signal and the first input control codeword fed back by the negative feedback circuit based on the phase-locked loop; based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter, the feedback clock signal is subjected to signal delay processing; wherein the first input control codeword is determined by a feedback divider in the negative feedback circuit based on the phase of the reference clock signal and the phase of the feedback clock signal.
  • the present application can obtain a first input control codeword based on the phase of a reference clock signal and a phase of a feedback clock signal by using a feedback divider in a negative feedback circuit while ensuring that the delay accuracy of the two delay circuits is the same, so that the two coupled delay circuits respectively perform signal delay processing on the reference clock signal and the feedback clock signal, thereby eliminating the power supply memory effect of the digital clock converter circuit and reducing the sensitivity of the digital clock converter circuit to power supply noise.
  • the first delay circuit includes at least one first delay unit; each first delay unit is connected in series; the signal delay processing of the reference clock signal based on the first input control codeword is specifically used to: determine the number of the first delay units based on the first input control codeword; and perform signal delay processing on the reference clock signal using the determined number of first delay units.
  • the total number of the first delay units is determined based on the maximum control codeword of the digital clock converter.
  • the number of the first delay units can be accurately determined, thereby accurately performing signal adjustment on the reference clock signal.
  • the second delay circuit includes at least one second delay unit; each second delay unit is connected in series; the feedback clock signal is input based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter.
  • the method is specifically used to: determine the number of the second delay units based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter; and perform signal delay processing on the feedback clock signal using the determined number of second delay units.
  • the total number of the second delay units is determined based on the maximum control codeword of the digital clock converter.
  • the number of the second delay units can be accurately determined, thereby accurately performing signal adjustment on the feedback clock signal.
  • the first delay circuit includes a first driving unit, a second driving unit, a first resistor and a first adjustable capacitor; the first end of the first driving unit is connected to the first end of the first resistor, the second end of the first resistor is connected to the first end of the second driving unit and the first end of the first adjustable capacitor, the second end of the first adjustable capacitor is grounded, the second end of the first driving unit is the input end of the first delay circuit, and the second end of the second driving unit is the output end of the first delay circuit; the signal delay processing of the reference clock signal based on the first input control codeword is specifically used to: determine the first capacitance value of the first adjustable capacitor based on the first input control codeword; use the first driving unit, the first resistor, the first capacitance value and the second driving unit to perform signal delay processing on the reference clock signal.
  • the capacitance value adjustment range of the first adjustable capacitor is determined based on the maximum control codeword of the digital clock converter.
  • the capacitance value of the first adjustable capacitor can be accurately determined, thereby accurately adjusting the reference clock signal.
  • the second delay circuit includes a third driving unit, a fourth driving unit, a second resistor and a second adjustable capacitor; the first end of the third driving unit is connected to the first end of the second resistor, the second end of the second resistor is connected to the first end of the fourth driving unit and the first end of the second adjustable capacitor, the second end of the second adjustable capacitor is grounded, the second end of the third driving unit is the input end of the second delay circuit, and the second end of the fourth driving unit is the output end of the second delay circuit; the signal delay processing of the feedback clock signal based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter is specifically used to: determine the second capacitance value of the second adjustable capacitor based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter; use the third driving unit, the second resistor, the second capacitance value and the fourth driving unit to perform signal delay processing on the feedback clock signal.
  • the capacitance value adjustment range of the second adjustable capacitor is determined
  • the capacitance value of the second adjustable capacitor can be accurately determined, thereby accurately adjusting the feedback clock signal.
  • the first input control codeword is any value between zero and the maximum control codeword of the digital clock converter.
  • the two coupled delay circuits can be accurately utilized to perform signal delay processing on the reference clock signal and the feedback clock signal respectively.
  • the maximum control codeword is A
  • the offset control codeword is A/2
  • the second input control codeword is any value in (-A/2, A/2)
  • A is a positive integer
  • the first delay circuit is also used to perform signal delay processing on the reference clock signal based on the sum of the second input control codeword and the offset control codeword
  • the second delay circuit is also used to perform signal delay processing on the feedback clock signal based on the difference between the second input control codeword and the offset control codeword.
  • the present application sets the same offset control codeword for two mutually coupled delay circuits and ensures that the input control codewords of the two mutually coupled delay circuits are opposite numbers to each other, thereby obtaining different implementation methods in which the two delay circuits respectively perform signal delay adjustment on a reference clock signal and a feedback clock signal.
  • the present application provides a chip, comprising a phase-locked loop as in the first aspect and any design thereof; the digital clock converter circuit and the negative feedback circuit in the phase-locked loop are integrated on the same chip.
  • the present application provides an electronic device, comprising: a circuit board and a chip as described in the second aspect and any design thereof, wherein the chip is arranged on the circuit board.
  • the present application provides a signal delay processing method, which is applied to a phase-locked loop as in the first aspect and any design thereof, the method comprising: after a first delay circuit receives a reference clock signal and a first input control codeword input by an external device, based on the first input control codeword, performing signal delay processing on the reference clock signal; after a second delay circuit receives a feedback clock signal fed back by a negative feedback circuit of the phase-locked loop based on the phase-locked loop and the first input control codeword, based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter, performing signal delay processing on the feedback clock signal; wherein, the delay accuracy of the first delay circuit and the second delay circuit is the same, and the first input control codeword is determined by a feedback divider in the negative feedback circuit based on the phase of the reference clock signal and the phase of the feedback clock signal.
  • the first delay circuit includes at least one first delay unit; the first delay circuit is based on the first An input control codeword is used to perform signal delay processing on the reference clock signal, including: the first delay circuit determines the number of the first delay units based on the first input control codeword; and uses the determined number of first delay units to perform signal delay processing on the reference clock signal.
  • the total number of the first delay units is determined based on a maximum control codeword of the digital clock converter.
  • the second delay circuit includes at least one second delay unit; the second delay circuit performs signal delay processing on the feedback clock signal based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter, including: the second delay circuit determines the number of second delay units based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter; and uses the determined number of second delay units to perform signal delay processing on the feedback clock signal.
  • the total number of the second delay units is determined based on a maximum control codeword of the digital clock converter.
  • the first delay circuit includes a first driving unit, a second driving unit, a first resistor and a first adjustable capacitor; the first delay circuit performs signal delay processing on the reference clock signal based on the first input control codeword, including: the first delay circuit determines the first capacitance value of the first adjustable capacitor based on the first input control codeword; and uses the first driving unit, the first resistor, the first capacitance value and the second driving unit to perform signal delay processing on the reference clock signal.
  • a capacitance adjustment range of the first adjustable capacitor is determined based on a maximum control codeword of the digital clock converter.
  • the second delay circuit includes a third driving unit, a fourth driving unit, a second resistor and a second adjustable capacitor; the second delay circuit performs signal delay processing on the feedback clock signal based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter, including: the second delay circuit determines the second capacitance value of the second adjustable capacitor based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter; and uses the third driving unit, the second resistor, the second capacitance value and the fourth driving unit to perform signal delay processing on the feedback clock signal.
  • a capacitance adjustment range of the second adjustable capacitor is determined based on a maximum control codeword of the digital clock converter.
  • the maximum control codeword is A
  • the offset control codeword is A/2
  • the second input control codeword is any value in (-A/2, A/2)
  • A is a positive integer
  • the method also includes: the first delay circuit performs signal delay processing on the reference clock signal based on the sum of the second input control codeword and the offset control codeword; the second delay circuit performs signal delay processing on the feedback clock signal based on the difference between the second input control codeword and the offset control codeword.
  • the present application provides a computer-readable storage medium, which stores computer instructions.
  • the digital clock converter circuit can execute any method designed in the above fourth aspect.
  • the present application provides a computer program product, which includes computer instructions.
  • the computer instructions are executed by a digital clock converter circuit, the digital clock converter circuit can execute any method designed in the fourth aspect above.
  • FIG1 is a schematic diagram of the structure of a fully digital phase-locked loop system provided in an embodiment of the present application.
  • FIG2 is a schematic diagram of the structure of a digital clock converter circuit provided in an embodiment of the present application.
  • FIG. 3 is a schematic diagram of a reference clock signal Fref_in, a feedback clock signal Fdiv_in, and delayed signals Fref_out and Fdiv_out provided in an embodiment of the present application;
  • FIG4a is a schematic diagram showing the corresponding relationship between the operating current and the first input control codeword of the digital clock converter circuit provided in an embodiment of the present application;
  • FIG4b is a schematic diagram showing the corresponding relationship between the operating current and the input control codeword of the digital clock converter circuit in the prior art
  • FIG5 is a schematic diagram of the structure of a digital clock converter circuit provided in an embodiment of the present application.
  • FIG. 6 is a schematic diagram of the corresponding relationship between the operating current and the second input control codeword of the digital clock converter circuit provided in an embodiment of the present application;
  • FIG7 is a schematic diagram of the structure of a digital clock converter circuit provided in an embodiment of the present application.
  • FIG8 is a flow chart of a signal delay processing method provided in an embodiment of the present application.
  • phase-locked loop structures In wireless communication systems, frequency synthesizers based on phase-locked loop structures are widely used to provide local oscillator signals. In data transmission systems, sampling clocks are generally provided based on phase-locked loop structures. The quality of the clock signal output by the phase-locked loop structure directly affects the quality of the communication signal or the quality of data transmission.
  • phase-locked loops In all-digital phase-locked loops and analog phase-locked loops, frequency multipliers are usually used to increase the frequency of the reference clock, thereby improving the phase noise performance of the phase-locked loop output.
  • fractional frequency division technology is generally used to adjust the instantaneous frequency division value of the frequency multiplier through a sigma-delta modulator to obtain fractional frequency division.
  • SDM the application of SDM will generate large quantization noise and also cause fractional spurious problems in the output signal.
  • a digital time converter circuit is generally added to control the delay of the DTC circuit by adjusting the input control codeword of the DTC.
  • the delay coverage of the DTC circuit in the prior art is relatively large, and the device noise and power consumption of the DTC circuit will increase with the increase of the delay, and different delays will cause different power ripples, so that the overall circuit has a strong power memory effect, which affects the quality of the phase-locked loop output signal.
  • the present application provides a phase-locked loop and a signal delay processing method.
  • the present application will be further described in detail below in conjunction with the accompanying drawings.
  • the phase-locked loop provided by the present application at least includes: a digital clock converter circuit and a negative feedback circuit, wherein the digital clock converter circuit may include: a first delay circuit and a second delay circuit, and the delay accuracy of the first delay circuit and the second delay circuit is the same.
  • the digital clock converter circuit may include a two-way coupled delay chain circuit.
  • the fully digital phase-locked loop system includes: a digital clock converter circuit 101, a clock digital converter (time to digital converter, TDC) 102, a digital loop filter (digital loop filter, DLPF) 103, a digitally controlled oscillator (digitally controlled oscillator, DCO) 104, a feedback divider (feedback divider, NDIV) 105 and SDM 106.
  • the feedback divider 105 and SDM 106 can be used as a negative feedback circuit of the fully digital phase-locked loop system.
  • the two coupled delay circuits i.e., the first delay circuit and the second delay circuit described above
  • the two coupled delay circuits are used to perform signal delay processing on the reference clock signal Fref_in and the feedback clock signal Fdiv_in, respectively.
  • the delayed signals corresponding to the reference clock signal Fref_in and the feedback clock signal Fdiv_in are input to the clock digital converter 102, thereby eliminating the power supply memory effect of the digital clock converter circuit 101 in the fully digital phase-locked loop, and reducing the sensitivity of the digital clock converter circuit 101 to power supply noise.
  • the phase-locked loop in the present application can also be used in different application scenarios such as analog phase-locked loops.
  • Fig. 2 shows a schematic diagram of the structure of a digital clock converter circuit provided in an embodiment of the present application.
  • the digital clock converter circuit includes: a first delay circuit 201 and a second delay circuit 202.
  • the delay accuracy of the first delay circuit 201 and the second delay circuit 202 is the same.
  • the first delay circuit 201 After receiving the reference clock signal (ie, Fref_in in FIG. 2 ) and the first input control codeword (ie, Din in FIG. 2 ) inputted from the external device, the first delay circuit 201 performs signal delay processing on the reference clock signal based on the first input control codeword.
  • the second delay circuit 202 After receiving the feedback clock signal (i.e., Fdiv_in in FIG. 2 ) from the negative feedback circuit based on the phase-locked loop feedback and the first input control codeword, the second delay circuit 202 performs signal delay processing on the feedback clock signal based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter.
  • the feedback clock signal i.e., Fdiv_in in FIG. 2
  • the first input control codeword is any value from zero to the maximum control codeword of the digital clock converter, and the first input control codeword is determined by the feedback divider in the negative feedback circuit based on the phase of the reference clock signal and the phase of the feedback clock signal.
  • the phase of the reference clock signal can be made infinitely close to the phase of the feedback clock signal according to the quantization noise elimination algorithm, thereby obtaining the first input control codeword. This is only an example of an implementation method for determining the first input control codeword, and the present application does not limit the specific determination method of the first input control codeword.
  • the first delay circuit 201 receives the reference clock signal Fref_in and the first input control codeword Din, it uses Din to perform signal delay processing on Fref_in to obtain the output signal of the first delay circuit 201.
  • the second delay circuit 202 After receiving the feedback clock signals Fdiv_in and Din, the second delay circuit 202 performs signal delay processing on Fdiv_in using the difference between Dm and Din to obtain the output signal Fdiv_out of the second delay circuit 202, that is, Fdiv_out is the signal after the Fdiv_in signal is delayed.
  • the first delay circuit 201 may include at least one first delay unit, each of which is connected in series.
  • the second delay circuit 202 may include at least one second delay unit, each of which is connected in series.
  • the first delay circuit 201 includes a first delay unit 201-1, a first delay unit 201-2, ..., and a first delay unit 201-n.
  • the first delay unit 201-1, the first delay unit 201-2, ..., and the first delay unit 201-n are connected in series.
  • the second delay circuit 202 includes a second delay unit 202-1, a second delay unit 202-2, ..., and a second delay unit 202-n, where n is a positive integer.
  • the second delay unit 202-1, the second delay unit 202-2, ..., and the second delay unit 202-n are connected in series.
  • the total number of the first delay units and the total number of the second delay units are both determined based on the maximum control codeword of the digital clock converter.
  • the maximum control codeword of the digital clock converter is Dm
  • the total number of the first delay units and the total number of the second delay units are both Dm.
  • the delay accuracy of the first delay circuit 201 is related to the delay accuracy of each first delay unit in the first delay circuit 201
  • the delay accuracy of the second delay circuit 202 is related to the delay accuracy of each second delay unit in the second delay circuit 202.
  • the delay accuracy of the first delay unit 201-1, the first delay unit 201-2, ..., the first delay unit 201-n, the second delay unit 202-1, the second delay unit 202-2, ..., the second delay unit 202-n is T0
  • the delay accuracy of the first delay circuit 201 and the delay accuracy of the second delay circuit 202 are both T0.
  • the signal delay adjustment range that can be achieved by the digital clock converter circuit is obtained by inputting different Din. It can be seen from the following formula 1 that when Din is 0, the signal delay difference between the first delay circuit 201 and the second delay circuit 202 is -Dm*T0. When Din is Dm, the signal delay difference between the first delay circuit 201 and the second delay circuit 202 is Dm*T0. That is, when Din is in the range of (0, Dm), the signal delay adjustment range that can be achieved by the digital clock converter circuit is (-Dm*T0, Dm*T0).
  • Tref represents the signal delay of the first delay circuit 201
  • Tdiv represents the signal delay of the second delay circuit 202.
  • the first delay circuit 201 determines the number of first delay units based on the first input control codeword, and then uses the determined number of first delay units to perform signal delay processing on the reference clock signal.
  • the second delay circuit 202 determines the number of second delay units based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter, and then uses the determined number of second delay units to perform signal delay processing on the feedback clock signal.
  • the first delay circuit 201 may include 8 first delay units and the second delay circuit 202 may include 8 second delay units.
  • Din it can be seen that the number of first delay units in the first delay circuit 201 that are in a normal working state is 2.
  • the reference clock signal Fref_in is subjected to signal delay processing by the two first delay units in a working state to obtain the delayed signal Fref_out.
  • Din is 2, Dm is 8, and the difference between Din and Dm, it can be seen that the number of second delay units in a normal working state in the second delay circuit 202 is 6.
  • FIG3 shows a schematic diagram of the reference clock signal Fref_in, the feedback clock signal Fdiv_in, and the delayed signals Fref_out and Fdiv_out.
  • the maximum control codeword of the digital clock converter is Dm
  • the total number of the first delay unit working in the first delay circuit 201 and the second delay unit working in the second delay circuit 202 is constant to Dm. If the operating current of each first delay unit and each second delay unit is i0, then the operating current of the digital clock converter circuit is Dm*i0, and remains constant. In this way, the influence on the power supply during the operation of the digital clock converter circuit can be kept consistent, and the power supply memory effect can be effectively eliminated.
  • Figure 4a shows a schematic diagram of the corresponding relationship between the operating current of the digital clock converter circuit provided by an embodiment of the present application and the first input control codeword
  • Figure 4b shows a schematic diagram of the corresponding relationship between the operating current of the digital clock converter circuit and the input control codeword in the prior art. It can be concluded from Figures 4a and 4b that, compared with the operating current of the digital clock converter circuit in the prior art that varies within the range of (0, 2Dm*i0), the present application eliminates the power supply memory effect problem by maintaining a constant current Dm*i0.
  • the power supply noise in the digital clock converter circuit is in common mode, so the digital clock converter circuit is insensitive to the power supply noise.
  • the gain of each first delay unit and each second delay unit to the power supply noise is A
  • the low-frequency noise of the power supply is ⁇ 2
  • the noise difference between the first delay circuit 201 and the second delay circuit 202 is as shown in the following formula 2. That is, the maximum output noise of the digital clock converter circuit is The maximum output noise of the digital clock converter circuit is Dm*A* ⁇ 2 .
  • the present application can also reduce the output noise of the digital clock converter circuit.
  • a feedback divider in a negative feedback circuit can be used to obtain a first input control codeword based on the phase of a reference clock signal and the phase of a feedback clock signal, so that the two coupled delay circuits perform signal delay processing on the reference clock signal and the feedback clock signal respectively, thereby eliminating the power supply memory effect of the digital clock converter circuit and reducing the sensitivity of the digital clock converter circuit to power supply noise.
  • another implementation method of two mutually coupled delay circuits for signal delay adjustment of the reference clock signal and the feedback clock signal is further introduced: assuming that the maximum control codeword is A, the offset control codeword is A/2, and the second input control codeword is any value in (-A/2, A/2), the first delay circuit 201 performs signal delay processing on the reference clock signal based on the sum of the second input control codeword and the offset control codeword; the second delay circuit 202 performs signal delay processing on the feedback clock signal based on the difference between the second input control codeword and the offset control codeword.
  • A is a positive integer.
  • the first delay circuit 201 includes a first delay unit 201-1, a first delay unit 201-2, a first delay unit 201-3, and a first delay unit 201-4
  • the second delay circuit 202 includes a second delay unit 202-1, a second delay unit 202-2, a second delay unit 202-3, and a second delay unit 202-4.
  • the signal delay adjustment range that can be achieved by the digital clock converter circuit is obtained by inputting different D'in. It can be seen from the following formula 3 that when D'in is -A/2, the signal delay difference between the first delay circuit 201 and the second delay circuit 202 is -A*T0. When D'in is A/2, the signal delay difference between the first delay circuit 201 and the second delay circuit 202 is A*T0. That is, when D'in is within the range of (-A/2, A/2), the signal delay adjustment range that can be achieved by the digital clock converter circuit is (-A*T0, A*T0).
  • T'ref represents the signal delay of the first delay circuit 201
  • T'div represents the signal delay of the second delay circuit 202.
  • FIG6 shows a schematic diagram of the corresponding relationship between the working current and the second input control codeword of the digital clock converter circuit provided in an embodiment of the present application.
  • the power supply noise in the digital clock converter circuit shown in FIG5 is in common mode, and therefore the circuit is insensitive to the power supply noise.
  • the above solution may also be implemented through other internal structural connection modes of the first delay circuit 201 and the second delay circuit 202 .
  • the first delay circuit 201 may include a first driving unit 203, a second driving unit 204, a first resistor 205, and a first adjustable capacitor 206.
  • the second delay circuit 202 includes a third driving unit 207, a fourth driving unit 208, a second resistor 209, and a second adjustable capacitor 2020.
  • the capacitance adjustment range of the first adjustable capacitor 206 and the capacitance adjustment range of the second adjustable capacitor 2020 are both determined based on the maximum control codeword of the digital clock converter.
  • the first end of the first driving unit 203 is connected to the first end of the first resistor 205, the second end of the first resistor 205 is connected to the first end of the second driving unit 204 and the first end of the first adjustable capacitor 206, the second end of the first adjustable capacitor 206 is grounded, the second end of the first driving unit 203 is the input end of the first delay circuit 201, and the second end of the second driving unit 204 is the output end of the first delay circuit 201.
  • the first end of the third driving unit 207 is connected to the first end of the second resistor 209, the second end of the second resistor 209 is connected to the first end of the fourth driving unit 208 and the first end of the second adjustable capacitor 2020, the second end of the second adjustable capacitor 2020 is grounded, the second end of the third driving unit 207 is the input end of the second delay circuit 202, and the second end of the fourth driving unit 208 is the output end of the second delay circuit 202.
  • the reference clock signal is subjected to signal delay processing using the first driving unit 203, the second driving unit 204, the first resistor 205, and the first capacitance value of the first adjustable capacitor 206.
  • the feedback clock signal is subjected to signal delay processing using the third driving unit 207, the fourth driving unit 208, the second resistor 209, and the second capacitance value of the second adjustable capacitor 2020.
  • the schematic diagram of signal delay processing can refer to FIG. 3, which will not be described in detail.
  • the signal delay adjustment range that can be achieved by the digital clock converter circuit is obtained by inputting different Din.
  • the specific implementation method can refer to the description corresponding to the above formula 1, which will not be repeated here.
  • the capacitance adjustment range of the first adjustable capacitor 206 and the capacitance adjustment range of the second adjustable capacitor 2020 can both be (C1, C2), and C2 is greater than C1.
  • the first delay circuit 201 and the second delay circuit 202 in the digital clock converter circuit simultaneously perform the signal delay processing process, the first capacitance value of the first adjustable capacitor 206 in the first delay circuit 201 and the second capacitance value of the second adjustable capacitor 2020 in the second delay circuit 202 remain constant.
  • the operating currents of the first drive unit 203, the second drive unit 204, the first resistor 205, the third drive unit 207, the fourth drive unit 208, and the second resistor 209 are all i0, then the operating current of the digital clock converter circuit is Dm*i0, and remains constant. In this way, the influence on the power supply during the operation of the digital clock converter circuit can be kept consistent, and the power supply memory effect can be effectively eliminated.
  • the power supply noise in the digital clock converter circuit shown in FIG. 7 is in common mode, and therefore the digital clock converter circuit is insensitive to the power supply noise.
  • the embodiment of the present application further provides a signal delay processing method, which is applied to the phase-locked loop.
  • the method can be performed by the digital clock converter circuit 101 in Figure 1.
  • the method provided by the present application includes the following steps:
  • a first delay circuit After receiving a reference clock signal and a first input control codeword inputted from an external device, a first delay circuit performs signal delay processing on the reference clock signal based on the first input control codeword;
  • the second delay circuit After receiving the feedback clock signal fed back by the negative feedback circuit of the phase-locked loop based on the phase-locked loop and the first input control codeword, the second delay circuit performs signal delay processing on the feedback clock signal based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter;
  • the delay accuracy of the first delay circuit and the second delay circuit is the same, and the first input control codeword is determined by a feedback divider in the negative feedback circuit based on the phase of the reference clock signal and the phase of the feedback clock signal.
  • the first delay circuit includes at least one first delay unit
  • step S801 the first delay circuit performs signal delay processing on the reference clock signal based on the first input control codeword, including:
  • the first delay circuit determines the number of first delay units based on the first input control codeword
  • a signal delay process is performed on the reference clock signal by using a determined number of first delay units.
  • the total number of first delay units is determined based on a maximum control codeword of the digital clock converter.
  • the second delay circuit includes at least one second delay unit
  • step S802 the second delay circuit performs signal delay processing on the feedback clock signal based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter, including:
  • the second delay circuit determines the number of second delay units based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter;
  • the feedback clock signal is subjected to signal delay processing by utilizing a determined number of second delay units.
  • the total number of the second delay units is determined based on a maximum control codeword of the digital clock converter.
  • the first delay circuit includes a first driving unit, a second driving unit, a first resistor and a first adjustable capacitor;
  • step S801 the first delay circuit performs signal delay processing on the reference clock signal based on the first input control codeword, including:
  • the first delay circuit determines a first capacitance value of the first adjustable capacitor based on the first input control codeword
  • the reference clock signal is subjected to signal delay processing by utilizing the first driving unit, the first resistor, the first capacitance and the second driving unit.
  • the capacitance adjustment range of the first adjustable capacitor is determined based on a maximum control code word of the digital clock converter.
  • the second delay circuit includes a third driving unit, a fourth driving unit, a second resistor, and a second adjustable capacitor;
  • step S802 the second delay circuit performs signal delay processing on the feedback clock signal based on the difference between the first input control codeword and the maximum control codeword of the digital clock converter, including:
  • the second delay circuit determines a second capacitance value of the second adjustable capacitor based on a difference between the first input control codeword and a maximum control codeword of the digital clock converter;
  • the third driving unit, the second resistor, the second capacitor and the fourth driving unit are used to perform signal delay processing on the feedback clock signal.
  • the capacitance adjustment range of the second adjustable capacitor is determined based on a maximum control code word of the digital clock converter.
  • the method further includes:
  • the first delay circuit performs signal delay processing on the reference clock signal based on the sum of the second input control codeword and the offset control codeword;
  • the second delay circuit performs signal delay processing on the feedback clock signal based on the difference between the second input control codeword and the offset control codeword.
  • a chip comprising a phase-locked loop in any possible design described above; a digital clock converter circuit and a negative feedback circuit in the phase-locked loop are integrated on the same chip.
  • an electronic device comprising: a circuit board and a chip in any of the possible designs described above, wherein the chip is disposed on the circuit board.
  • An embodiment of the present application further provides a computer-readable storage medium, which stores computer instructions.
  • the computer instructions are executed by the digital clock converter circuit, the signal delay processing method shown in FIG. 8 can be executed.
  • the embodiment of the present application also provides a computer program product, including computer instructions.
  • the computer instructions are executed by the digital clock converter circuit, the signal delay processing method shown in Figure 8 can be executed.
  • various aspects of the signal delay processing method provided in the present application can also be implemented in the form of a program product, which includes program code.
  • program code When the program code is run on a computer device or a circuit product, the program code is used to enable the computer device to execute the steps in the signal delay processing method described above in this specification.
  • the embodiments of the present application may be provided as methods, systems, or computer program products. Therefore, the present application may adopt the form of a complete hardware embodiment, a complete software embodiment, or an embodiment in combination with software and hardware. Moreover, the present application may adopt the form of a computer program product implemented in one or more computer-usable storage media (including but not limited to disk storage, CD-ROM, optical storage, etc.) that contain computer-usable program code.
  • a computer-usable storage media including but not limited to disk storage, CD-ROM, optical storage, etc.
  • These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing device to work in a specific manner, so that the instructions stored in the computer-readable memory produce a manufactured product including an instruction device that implements the functions specified in one or more processes in the flowchart and/or one or more boxes in the block diagram.
  • These computer program instructions may also be loaded onto a computer or other programmable data processing device so that a series of operational steps are executed on the computer or other programmable device to produce a computer-implemented process, whereby the instructions executed on the computer or other programmable device provide steps for implementing the functions specified in one or more processes in the flowchart and/or one or more boxes in the block diagram.

Landscapes

  • Pulse Circuits (AREA)

Abstract

La présente demande concerne une boucle à verrouillage de phase et un procédé de traitement de retard de signal. Après réception d'un signal d'horloge de référence entré par un dispositif externe et d'un premier mot de code de commande d'entrée, un premier circuit de retard effectue un traitement de retard de signal sur le signal d'horloge de référence sur la base du premier mot de code de commande d'entrée ; après réception d'un signal d'horloge de rétroaction renvoyé par un circuit de rétroaction négative sur la base de la boucle à verrouillage de phase, et du premier mot de code de commande d'entrée, un deuxième circuit de retard effectue un traitement de retard de signal sur le signal d'horloge de rétroaction sur la base d'une valeur de différence entre le premier mot de code de commande d'entrée et un mot de code de commande maximale d'un convertisseur numérique-temps. En garantissant que les deux circuits de retard ont la même précision de retard, et en déterminant le premier mot de code de commande d'entrée en utilisant un diviseur de fréquence de rétroaction dans le circuit de rétroaction négative sur la base de la phase du signal d'horloge de référence et de la phase du signal d'horloge de rétroaction, les deux circuits de retard effectuent respectivement un traitement de retard de signal, ce qui permet d'éliminer un effet de mémoire d'alimentation électrique d'un circuit convertisseur numérique-temps et de réduire la sensibilité du circuit convertisseur numérique-temps à un bruit d'alimentation électrique.
PCT/CN2023/103485 2022-11-04 2023-06-28 Boucle à verrouillage de phase et procédé de traitement de retard de signal WO2024093297A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202211379473.8 2022-11-04
CN202211379473.8A CN117997336A (zh) 2022-11-04 2022-11-04 一种锁相环及信号延迟处理方法

Publications (1)

Publication Number Publication Date
WO2024093297A1 true WO2024093297A1 (fr) 2024-05-10

Family

ID=90898007

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2023/103485 WO2024093297A1 (fr) 2022-11-04 2023-06-28 Boucle à verrouillage de phase et procédé de traitement de retard de signal

Country Status (2)

Country Link
CN (1) CN117997336A (fr)
WO (1) WO2024093297A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160373120A1 (en) * 2015-06-22 2016-12-22 Silicon Laboratories Inc. Calibration of digital-to-time converter
CN110224697A (zh) * 2019-06-18 2019-09-10 苏州兆凯电子有限公司 一种锁相环锁定方法、电路及通信收发系统
CN110350912A (zh) * 2018-04-06 2019-10-18 三星电子株式会社 时钟信号生成器、锁相环电路及操作方法和无线通信设备
US11387833B1 (en) * 2021-09-03 2022-07-12 Qualcomm Incorporated Differential digital-to-time converter for even-order INL cancellation and supply noise/disturbance rejection

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160373120A1 (en) * 2015-06-22 2016-12-22 Silicon Laboratories Inc. Calibration of digital-to-time converter
CN110350912A (zh) * 2018-04-06 2019-10-18 三星电子株式会社 时钟信号生成器、锁相环电路及操作方法和无线通信设备
CN110224697A (zh) * 2019-06-18 2019-09-10 苏州兆凯电子有限公司 一种锁相环锁定方法、电路及通信收发系统
US11387833B1 (en) * 2021-09-03 2022-07-12 Qualcomm Incorporated Differential digital-to-time converter for even-order INL cancellation and supply noise/disturbance rejection

Also Published As

Publication number Publication date
CN117997336A (zh) 2024-05-07

Similar Documents

Publication Publication Date Title
US10831159B2 (en) Apparatus for time-to-digital converters and associated methods
KR101515737B1 (ko) 2 포인트 변조 디지털 위상 고정 루프
US10763869B2 (en) Apparatus for digital frequency synthesizers and associated methods
JP5113263B2 (ja) 自己訂正する位相デジタル伝達関数を有する位相ロックループ
US10911037B2 (en) Systems and methods for phase synchronization of local oscillator paths in oscillator-operated circuits
US8433024B2 (en) Spread spectrum clock generator and method for adjusting spread amount
JP4620931B2 (ja) ノイズシェーピング・デジタル周波数合成
US20120013407A1 (en) Method and system for compensation of frequency pulling in an all digital phase lock loop
JP2012525795A (ja) アキュムレータおよび位相デジタル変換器を使用する２ポイント変調のデジタル位相同期ループ
US9461657B2 (en) Foreground and background bandwidth calibration techniques for phase-locked loops
CN111327313A (zh) 用于数控振荡器的装置及相关方法
TW201041313A (en) Digital phase-locked loop circuit including a phase delay quantizer and method of use
CN101572543A (zh) 一种稳定时钟的方法和装置
US6943598B2 (en) Reduced-size integrated phase-locked loop
US7176821B1 (en) Reduced area digital sigma-delta modulator
JPH02198224A (ja) 分周回路装置
US7071787B2 (en) Method and apparatus for the reduction of phase noise
WO2024093297A1 (fr) Boucle à verrouillage de phase et procédé de traitement de retard de signal
US11424748B1 (en) Modified PID loop filter to suppress high frequency noise in digital phase locked loop
US20200235744A1 (en) Phase-locked loop and method for the same
TW202223585A (zh) 片上系統裝置、擴頻時脈生成器及其離散時間迴路濾波方法
US10469088B1 (en) Multi-GHZ fully synthesizable CMOS fractional divider
KR102435183B1 (ko) 주파수 고정 루프, 전자 디바이스, 및 주파수 생성 방법
JP2006515724A (ja) 安定度を改善させた周波数ロック・ループ
JP2006186576A (ja) 位相同期ループ形周波数シンセサイザ

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 23884236

Country of ref document: EP

Kind code of ref document: A1