WO2023040201A1 - Radio-frequency power amplifier based on transformer matching network - Google Patents

Radio-frequency power amplifier based on transformer matching network Download PDF

Info

Publication number
WO2023040201A1
WO2023040201A1 PCT/CN2022/078358 CN2022078358W WO2023040201A1 WO 2023040201 A1 WO2023040201 A1 WO 2023040201A1 CN 2022078358 W CN2022078358 W CN 2022078358W WO 2023040201 A1 WO2023040201 A1 WO 2023040201A1
Authority
WO
WIPO (PCT)
Prior art keywords
transformer
stage
output
matching network
input
Prior art date
Application number
PCT/CN2022/078358
Other languages
French (fr)
Chinese (zh)
Inventor
谢志远
赵宇霆
郭嘉帅
Original Assignee
深圳飞骧科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳飞骧科技股份有限公司 filed Critical 深圳飞骧科技股份有限公司
Publication of WO2023040201A1 publication Critical patent/WO2023040201A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/56Modifications of input or output impedances, not otherwise provided for
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/28Coils; Windings; Conductive connections
    • H01F27/2804Printed windings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/28Coils; Windings; Conductive connections
    • H01F27/32Insulating of coils, windings, or parts thereof
    • H01F27/323Insulation between winding turns, between winding layers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/56Modifications of input or output impedances, not otherwise provided for
    • H03F1/565Modifications of input or output impedances, not otherwise provided for using inductive elements
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/189High-frequency amplifiers, e.g. radio frequency amplifiers
    • H03F3/19High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/211Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/24Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
    • H03F3/245Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages with semiconductor devices only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/28Coils; Windings; Conductive connections
    • H01F27/2804Printed windings
    • H01F2027/2809Printed windings on stacked layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/28Coils; Windings; Conductive connections
    • H01F27/2804Printed windings
    • H01F2027/2819Planar transformers with printed windings, e.g. surrounded by two cores and to be mounted on printed circuit

Definitions

  • the invention relates to the technical field of power amplifiers, in particular to a radio frequency power amplifier based on a transformer matching network.
  • the RF power amplifier is located at the final stage of the transmitter. Its main function is to amplify the RF signal of the previous stage without distortion, and send the amplified signal from the antenna end. According to different application scenarios, the power amplifier needs to achieve different output power, linearity, efficiency, etc., and thus ensure that the signal can be received safely, effectively and reliably at an appropriate distance.
  • the existing traditional impedance matching network can be composed of reactive components with lumped parameters (such as capacitors and inductors) or components with distributed parameters (such as microstrip lines and striplines).
  • the typical matching network topology consists of "L", " ⁇ " and "T” matching networks composed of lumped elements, as well as distributed transmission line matching networks.
  • Embodiments of the present invention provide a radio frequency power amplifier based on a transformer matching network, which can effectively reduce the layout area without causing additional insertion loss, and significantly improve the optimization effect of gain and output return loss.
  • the present invention provides a radio frequency power amplifier based on a transformer matching network on the one hand, including an input matching network connected in sequence, a first-stage single-channel amplifier circuit, a first-stage inter-stage matching network, a second-stage dual-channel Amplifying circuit, second-stage inter-stage matching network, third-stage four-way amplifying circuit and output matching network;
  • the first interstage matching network includes a first transformer T1, the second interstage matching network includes two second transformers T2, and the output matching network includes two third transformers T3 and a fourth transformer T4;
  • the single-ended radio frequency input signal RFin After the single-ended radio frequency input signal RFin passes through the input matching network and the first-stage single-channel amplifier circuit in sequence, it becomes two-channel differential signals through the first transformer T1 and outputs them to the second-stage dual-channel amplifier circuit respectively.
  • the two input terminals of the two differential signals are respectively output to the two second transformers T2 after being amplified by the second-stage dual-channel amplifier circuit, and become four-channel differential signals through the two second transformers T2
  • the signals are respectively output to the four input terminals of the third-stage four-way amplifier circuit, and the four-way differential signals are respectively output to the two third transformers T3 after being amplified by the third-stage four-way amplifier circuit.
  • the third transformer T3 becomes two differential signals and outputs them to the two input terminals of the fourth transformer T4 respectively, and the fourth transformer T4 synthesizes the two differential signals into one radio frequency output signal RFout for output.
  • the four input terminals of the third-stage four-way amplifier circuit form a group of two, and the two output terminals corresponding to the two input terminals of each group form a group of output terminals;
  • the two input ends of the first transformer T1 are respectively connected to the output end of the first-stage single-channel amplifier circuit and the power signal Vcc1, and the two output ends of the first transformer T1 are respectively connected to the second-stage dual amplifier circuit.
  • the two input terminals of the two-way amplifying circuit are connected; the two second transformers T2 correspond to the two output terminals of the second-stage dual amplifying circuit respectively, and one input terminal of each of the second transformer T2 It is connected to the corresponding output end of the second-stage dual-channel amplifier circuit, the other input end of the second transformer T2 is connected to the power signal Vcc2, and the two output ends of each second transformer T2 are respectively connected to the
  • the two input ends of the same group of the third-stage four-way amplifying circuit are connected; the two input ends of each of the third transformer T3 are respectively connected with the two output ends of the same group of the third-stage four-way amplifying circuit, and each Two output terminals of the third transformer T3 are respectively connected to an input terminal of the
  • the first-stage single-channel amplifying circuit includes a first transistor Q1, the second-stage dual-channel amplifying circuit includes two second transistors Q2, and the third-stage four-channel amplifying circuit includes four fourth Three transistors Q3, the base and collector of the first transistor Q1 correspond to the input and output of the first-stage single-channel amplifier circuit, and the bases of the two second transistors Q2 correspond to the first transistor Q2
  • the two input terminals of the two-stage dual-channel amplifier circuit, the collectors of the two second transistors Q2 correspond to the two output terminals of the second-stage dual-channel amplifier circuit, and the bases of the four third transistor Q3
  • the poles correspond to the four input terminals of the third-stage four-way amplifier circuit, and the collectors of the four third transistors Q3 correspond to the four output terminals of the third-stage four-way amplifier circuit.
  • the emitters of the transistor Q1, the second transistor Q2 and the third transistor Q3 are all grounded.
  • the radio frequency power amplifier further includes a negative feedback network connected between the base and the collector of the first transistor Q1, the negative feedback network includes a first resistor R1 and a first capacitor C1 connected in series;
  • the RF power amplifier further includes a second resistor R2, which is connected in series between the input matching network and the base of the first transistor Q1, and connected in parallel with the negative feedback network.
  • the input matching network includes inductors L1, L2 and capacitors C2, C3, one end of the capacitor C2 is connected in parallel with one end of the inductor L1 and is used to input the single-ended radio frequency input signal RFin, and the other end of the capacitor C2 One end is connected to one end of the capacitor C3, the other end of the capacitor C3 is connected to the base of the first transistor Q1, the other end of the inductor L1 is grounded, and one end of the inductor L2 is connected to the capacitors C2 and C3 Between, the other end of the inductor L2 is grounded.
  • first transformer T1 and the second transformer T2 are symmetrical interwound transformers
  • the third transformer T3 and the fourth transformer T4 are laminated step-up transformers
  • the symmetrical interwound transformer and the The turns ratio of the primary coil to the secondary coil of the laminated step-up transformer is between 2:1 and 1:1.
  • the laminated step-up transformer includes first to third metal layers stacked in sequence, each metal layer has two connection terminals, and an insulating layer is arranged between adjacent two metal layers, so There is a through hole on the insulating layer, wherein the first metal layer and the third metal layer are secondary coils, and one end of the first metal layer is connected to one end of the third metal layer through the through hole, and the second metal layer Layer is the primary coil.
  • each metal layer is ring-shaped, thereby defining a middle area surrounded by the metal layer, the through hole is located on the middle area, one end of the first metal layer and the second One end of the three metal layers is bent and extended to the middle area, so as to be connected through the through hole in the middle area.
  • bent portion at one end of the first metal layer overlaps with the bent portion at one end of the third metal layer in the stacking direction.
  • projections of the bent portion at one end of the first metal layer and the bent portion at one end of the third metal layer in the stacking direction are on a straight line.
  • the RF power amplifier based on the transformer matching network of the present invention includes an input matching network, a first-stage amplification circuit, a first-stage inter-stage matching network, a second-stage amplifying circuit, a second-stage inter-stage matching network, and a third-stage amplification circuit and an output matching network;
  • the first-stage amplifying circuit includes a first amplifier
  • the second-stage amplifying circuit includes two second amplifiers
  • the third-stage amplifier includes four third amplifiers
  • the four The third amplifier is divided into two groups
  • the first inter-stage matching network includes a first transformer T1
  • the second inter-stage matching network includes two second transformers T2
  • the output matching network includes two first Three transformers T3 and a fourth transformer T4;
  • the single-ended radio frequency input signal RFin passes through the input matching network and the first-stage amplifier in turn, and becomes two differential signals via the first transformer T1, and is respectively input to the two first-stage amplifiers.
  • the two second transformers T2 are respectively connected to the two second amplifiers in one-to-one correspondence, and each of the second transformers T2 converts the single-ended signal from the corresponding second amplifier into two differential signals And respectively input into the two third amplifiers of the same group, the two third transformers T3 are respectively connected with two groups of the third amplifiers, each of the third transformers T3 will come from two of the same group
  • the differential signal of the third amplifier is synthesized into a single-ended signal and output to the fourth transformer T4, and the fourth transformer T4 synthesizes the single-ended signals from the two third transformers T3 into a radio frequency output signal RFout Therefore, in this solution, by using transformer matching for both inter-stage matching and output matching, compared with the existing cascade of multiple matching topologies, the layout area is effectively reduced, and no additional insertion loss is brought , the effect of optimizing the gain and output return loss is significantly improved; finally, through the 4-way power synthesis of the final amplifier circuit, a higher output power is obtained without affecting or
  • Fig. 1 is the circuit diagram of the radio frequency power amplifier provided by the embodiment of the present invention.
  • Fig. 2 is a schematic diagram of a symmetrical interwound transformer provided by an embodiment of the present invention
  • Fig. 3 is a layout of a symmetrical interwound transformer provided by an embodiment of the present invention.
  • Fig. 4 is a schematic diagram of the connection structure when the third transformer and the fourth transformer provided by the embodiment of the present invention are laminated step-up transformers;
  • Fig. 5 is an exploded schematic view of the laminated step-up transformer shown in Fig. 4;
  • Fig. 6 is another structural schematic diagram of a laminated step-up transformer provided by an embodiment of the present invention.
  • Fig. 7 is a cross-sectional view of the laminated step-up transformer shown in Fig. 6;
  • Fig. 8 is a phase simulation waveform diagram of the laminated step-up transformer shown in Fig. 6;
  • Fig. 9 is a simulation waveform diagram of insertion loss and amplitude of the laminated step-up transformer shown in Fig. 6;
  • FIG. 10 is a standing wave simulation waveform diagram of the laminated step-up transformer shown in FIG. 6 .
  • a radio frequency power amplifier 100 based on a transformer matching network specifically includes an input matching network 10 connected in sequence, a first-stage single-channel amplification circuit 20, a first-stage inter-stage matching network 30, a second The second-stage two-way amplifying circuit 40 , the second inter-stage matching network 50 , the third-stage four-way amplifying circuit 60 and the output network matching 70 .
  • the first interstage matching network 30 includes a first transformer T1
  • the second interstage matching network 50 includes two second transformers T2
  • the output matching network 70 includes two third transformers T3 and a A fourth transformer T4.
  • the single-ended radio frequency input signal RFin passes through the input matching network 10 and the first-stage single-channel amplifier circuit 20 in sequence, it becomes two-way differential signals through the first transformer T1 and outputs them to the second-stage two-way amplifier circuit respectively.
  • the two input terminals of the amplifying circuit 40, the two differential signals are amplified by the second-stage dual amplifying circuit 40 and output to the two second transformers T2 respectively, and then transformed by the two second transformers T2
  • the four differential signals are respectively output to the four input terminals of the third stage four amplifier circuit 60, and the four differential signals are amplified by the third stage four amplifier circuit 60 and output to the two respectively.
  • the third transformer T3, through the third transformer T3, becomes two differential signals and outputs them to the two input ends of the fourth transformer T4 respectively, and the fourth transformer T4 synthesizes the two differential signals into one radio frequency
  • the output signal RFout is output.
  • the input single-ended signal can be changed into two-way differential signals first, then the two-way differential signals can be changed into four-way differential signals, and then the four-way differential signals can be converted into four-way differential signals.
  • the signal is synthesized into two differential signals, and finally synthesized into a single-ended signal output, which obtains higher output power without affecting or deteriorating other indicators; in addition, the inter-stage matching network and output matching network are realized through transformers Compared with the cascading of multiple matching topological structures in the prior art, the layout area is effectively reduced, and at the same time, no additional insertion loss is brought, and the optimization effect of gain and output return loss is significantly improved.
  • the first to third stage amplifying circuits can all be realized by using HBT transistors, specifically as shown in FIG. 40 includes two second transistors Q2, and the third stage four-way amplifier circuit 60 includes four third transistors Q3.
  • the base and collector of the first transistor Q1 correspond to the input and output of the first-stage single-channel amplifier circuit 20, and the bases of the two second transistors Q2 correspond to the second The two input ends of the first-stage dual-channel amplifier circuit 40, the collectors of the two second transistors Q2 correspond to the two output terminals of the second-stage dual-channel amplifier circuit 40, and the four third transistors Q3
  • the bases correspond to the four input terminals of the third-stage four-way amplifier circuit 60 , and the collectors of the four third transistors Q3 correspond to the four output terminals of the third-stage four-way amplifier circuit 60 .
  • the four input terminals of the third-stage four-way amplifier circuit 60 form a group in pairs, and the two output terminals corresponding to the two input terminals of each group are a group of output terminals, that is, two third transistors Q3 is a group.
  • the two input terminals of the first transformer T1 are respectively connected to the collector of the first transistor Q1 and the power signal Vcc1, and the two output terminals of the first transformer T1 are respectively connected to the bases of the two second transistors Q2.
  • the two second transformers T2 correspond to the two output ends of the second-stage dual-channel amplifier circuit 40 respectively, that is, the two second transformers T2 correspond to the two second transistors Q2 respectively.
  • each second transformer T2 the two input terminals of each second transformer T2 are respectively connected to the collector of the corresponding second transistor Q2 and the power supply signal Vcc2, and the two output terminals of a second transformer T2 are respectively connected to the two third transistors Q3 of the same group
  • the base of the other second transformer T2 is connected to the two output terminals of the other second transformer T2 respectively connected to another group of two third transistors Q3.
  • the two input terminals of one third transformer T3 are respectively connected to the collectors of the two third transistors Q3 of the same group, and the two input terminals of the other third transformer T3 are respectively connected to the collectors of the two third transistors Q3 of another group. collector connection.
  • one of the output terminals of the two third transformers T3 is grounded, the other output terminals of the two third transformers T3 are respectively connected to the two input terminals of the fourth transformer T4, and one output terminal of the fourth transformer T4 is grounded, The other output terminal is used to output the radio frequency output signal RFout.
  • this embodiment uses two parallel connections of two transistors, which is beneficial to increase the impedance value of the transistor base input terminal, effectively reduce the difficulty of inter-stage matching, and complete impedance transformation.
  • the first inter-stage matching network 30 it is implemented by using a transformer, and the single-ended signal is changed into two differential signals, which are respectively input to the two transistors Q2 of the second-stage dual-channel amplifying circuit 40, which can effectively reduce the inter-stage matching difficulty, and the second transistor Q2 does not need to be connected in series with a base resistor, so its gain, output power and linearity of output power are greatly improved.
  • the first-stage single-channel amplifying circuit 20 adopts the first transistor Q1 to realize one-channel amplifying circuit.
  • the number of the first transistor Q1 is not limited to one, and can be adopted
  • a plurality of first transistors Q1 connected in parallel realizes the first-stage single-channel amplifier circuit 20, and the way in which the plurality of first transistors Q1 are connected in parallel is that the bases of the plurality of first transistors Q1 are respectively connected in series with a second resistor R2 and then connected in parallel,
  • the collectors of the first transistor Q1 are connected in parallel as the output terminal of the first-stage single-channel amplifier circuit 20 , and the emitters of the first transistor Q1 are both grounded.
  • the second-stage dual-channel amplifier circuit 40 adopts two second transistors Q2 to implement two-channel amplifier circuits respectively.
  • the second-stage dual-channel amplifier circuit 40 Each amplifying circuit can be realized by a plurality of second transistors Q2 connected in parallel, the bases of the plurality of second transistors Q2 connected in parallel are connected in parallel, the collectors are connected in parallel, and the emitters are grounded.
  • the third-stage four-way amplifier circuit 60 uses four third transistors Q3 to realize the four-way amplifier circuit respectively.
  • each of the third-stage four-way amplifier circuits 60 The amplifying circuit can be realized by using a plurality of third transistors Q3 connected in parallel, the bases of the third transistors Q3 connected in parallel in each channel are connected in parallel, the collectors are connected in parallel, and the emitters are all grounded. Amplification is realized by connecting multiple transistors in parallel, which can improve the performance of the amplifying circuit.
  • the amplifying circuit in the embodiment of the present invention is not limited to be realized by using HBT transistors, but also can be realized by using CMOS transistors, or can also be realized by a combination of transistors, as long as the power amplification is realized.
  • the radio frequency power amplifier 100 further includes a negative feedback network 80 connected between the base and the collector of the first transistor Q1 .
  • the negative feedback network 80 includes a first resistor R1 and a first capacitor C1 connected in series.
  • the RF power amplifier 100 further includes a second resistor R2, the second resistor R2 is connected in series between the input matching network 10 and the base of the first transistor Q1, and connected in parallel with the negative feedback network 80.
  • the stability of the first-stage amplifying circuit 20 can be further improved and the input return loss can be optimized.
  • the first resistor R1 in the negative feedback network 80 can adjust the feedback depth, increase the stability and at the same time make the gain of the first stage amplifier circuit 20 and The output power is reduced.
  • the input matching network 10 is realized by two-stage LC matching. As shown in FIG. One end of L1 is connected in parallel and is used to input a single-ended radio frequency input signal RFin, the other end of the capacitor C2 is connected to one end of the capacitor C3, the other end of the capacitor C3 is connected to the base of the first transistor Q1, and the inductor The other end of L1 is grounded, one end of the inductor L2 is connected between the capacitors C2 and C3, and the other end of the inductor L2 is grounded.
  • the input matching is realized by adopting two-stage LC matching, which is beneficial to optimize the input return loss of the overall circuit.
  • the first inter-stage matching network 30 also includes filter capacitors C4 and C5 with the same capacitance value, two DC blocking capacitors C6 and a choke inductor L3, one end of the two filter capacitors C4 and C5 is respectively connected to two ends of the first transformer T1 The other ends of the two filter capacitors C4 and C5 are respectively grounded, and the two DC blocking capacitors C6 are respectively connected in series between the two output terminals of the first transformer T1 and the bases of the correspondingly connected second transistor Q2.
  • the choke inductor L3 is connected in series between the power signal Vcc1 and the input terminal of the first transformer T1 connected to the power signal Vcc1.
  • the second interstage matching network 50 also includes two filter capacitors C7 and four DC blocking capacitors C8, wherein one filter capacitor C7 is connected in series between the collector of a second transistor Q2 and the input terminal of the second transformer T2 connected thereto , another filter capacitor C7 is connected in series between the collector of another second transistor Q2 and the input terminal of another second transistor Q2 connected to it, and each output terminal of each second transformer T2 is connected to the third transistor Q2 connected to it.
  • the DC blocking capacitor C8 is connected in series between the bases of the transistor Q3.
  • the output matching network 70 also includes four first filter capacitors C9, two second filter capacitors C10 and two inductors L4, one terminal of the four first filter capacitors C9 is connected to the collectors of the four third transistors Q3 Corresponding connections, the other ends of the four first filter capacitors C9 are respectively grounded, one ends of the two second filter capacitors C10 are respectively connected to the two input ends of the fourth transformer T4, and the other ends of the two second filter capacitors C10 are respectively grounded, and the inductance L4 is connected in series between the input end of the fourth transformer T4 and the correspondingly connected output end of the third transformer T3.
  • the first transformer T1 and the second transformer T2 are symmetrical interwound transformers
  • the third transformer T3 and the fourth transformer T4 are stacked step-up transformers
  • the symmetrical interwound transformers The turn ratios of the primary coil and the secondary coil of the laminated step-up transformer are all between 2:1 and 1:1.
  • the symmetrical interwound transformer of the embodiment of the present invention has an axisymmetric structure, and the grounding point is on the symmetrical axis, so that the phase can be ensured to be accurate enough during the phase conversion of the output signal, which has great advantages in transmitting differential signals.
  • the symmetrical interwound transformer has a large mutual inductance, so its coupling coefficient K value is 0.7 to 0.9. The larger the K value, the closer the transformer is to the ideal state, and its bandwidth is wider and the insertion loss is smaller.
  • the ports of the primary coil and the secondary coil of the transformer are at both ends of the transformer, so it is very suitable for the cascade connection of the front and rear circuits.
  • the E and F terminals of the transformer are respectively connected to the output terminal and the isolation terminal of the second transistor Q2 (that is, the DC power supply terminal Vcc2), and the E, F terminals and their connected coils are primary coils, M,
  • the N terminal is connected to the input terminals of the two differential signals of the third-stage amplifying circuit, the M, N and their connected coils are secondary coils, and the turns ratio of the primary and secondary coils is between 2:1 and 1:1.
  • the laminated step-up transformer according to the embodiment of the present invention includes a first metal layer A, a second metal layer B and a third metal layer C stacked in sequence, and each metal layer has two An insulating layer (not shown in the figure) is arranged between two adjacent metal layers, and a through hole D is formed on the insulating layer.
  • the first metal layer A and the third metal layer C are secondary coils, and one end of the first metal layer A is connected to one end of the third metal layer C through the through hole D, and the second metal layer B is primary coil.
  • each metal layer is ring-shaped, thereby defining a middle area surrounded by the metal layer, a through hole D is located on the middle area, and one end of the first metal layer A and one end of the third metal layer C are bent Extend to the middle area to be connected through the through hole D in the middle area.
  • the bent portion A1 at one end of the first metal layer A overlaps with the bent portion C1 at one end of the third metal layer C in the stacking direction.
  • FIG. 4 shows a schematic diagram of the connection structure of two third transformers T3 and one fourth transformer T4 in the output matching network 70.
  • the projections of the bent portion A1 at one end of the first metal layer A and the bent portion C1 at one end of the third metal layer C in the stacking direction are also It can be roughly on a straight line, through the transformer of this structure, as shown in Figure 8 to Figure 10,
  • Figure 8 is the phase simulation waveform diagram of the laminated step-up transformer shown in Figure 6
  • Figure 9 is the phase simulation waveform diagram of Figure 6
  • the simulation waveform diagram of the insertion loss and amplitude of the laminated step-up transformer shown where the curve S(3,1) represents the amplitude curve, and S(3,2) represents the insertion loss curve
  • Figure 10 is the laminated layer shown in Figure 6
  • the standing wave simulation waveform diagram of the step-up transformer It can be seen from the figure that the transformer can synthesize the output power while having very good amplitude and phase consistency, and has a small insertion loss and a good standing wave .
  • the radio frequency power amplifier based on the transformer matching network provided by the embodiment of the present invention has been introduced in detail above.
  • specific examples are used to illustrate the principle and implementation of the present invention.
  • the description of the above embodiment is only for helping Understand the method of the present invention and its core idea; at the same time, for those skilled in the art, according to the idea of the present invention, there will be changes in the specific implementation and scope of application.
  • the content of this specification should not be construed as a limitation of the invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

Disclosed in the embodiments of the present invention is a radio-frequency power amplifier based on a transformer matching network. The radio-frequency power amplifier comprises an input matching network, a first-stage one-way amplification circuit, a first inter-stage matching network, a second-stage two-way amplification circuit, a second inter-stage matching network, a third-stage four-way amplification circuit and an output matching network, which are connected in sequence, wherein the first inter-stage matching network comprises a first transformer T1, the second inter-stage matching network comprises two second transformers T2, and the output matching network comprises two third transformers T3 and a fourth transformer T4. Transformer matching is utilized in both inter-stage matching and output matching, such that the layout area is effectively reduced, and no extra insertion loss is brought about; and the effect of optimizing the gain and the output return loss is significantly improved.

Description

一种基于变压器匹配网络的射频功率放大器A RF Power Amplifier Based on Transformer Matching Network 技术领域technical field
本发明涉及功率放大器技术领域,尤其涉及一种基于变压器匹配网络的射频功率放大器。The invention relates to the technical field of power amplifiers, in particular to a radio frequency power amplifier based on a transformer matching network.
背景技术Background technique
射频功率放大器做为发射机重要的组成部分,位于发射机的末级,其主要功能是对前级的射频信号进行无失真放大,并且从天线端将放大之后的信号发出。针对应用场景的不同,功率放大器需要达到不同的输出功率、线性度、效率等,并以此保证信号可在适当的距离被安全、有效、可靠的接收。现有的传统阻抗匹配网络可以由集总参数的电抗元件(如电容、电感)构成,也可以由分布参数原件(如微带线、带状线)构成。典型的匹配网络拓扑结构由集总元件构成的“L”型、“Π”型和“T”型匹配网络,还有分布式的传输线匹配网络。As an important part of the transmitter, the RF power amplifier is located at the final stage of the transmitter. Its main function is to amplify the RF signal of the previous stage without distortion, and send the amplified signal from the antenna end. According to different application scenarios, the power amplifier needs to achieve different output power, linearity, efficiency, etc., and thus ensure that the signal can be received safely, effectively and reliably at an appropriate distance. The existing traditional impedance matching network can be composed of reactive components with lumped parameters (such as capacitors and inductors) or components with distributed parameters (such as microstrip lines and striplines). The typical matching network topology consists of "L", "Π" and "T" matching networks composed of lumped elements, as well as distributed transmission line matching networks.
在5G移动通信通信技术的N77(3.3GHz—4.2GHz)频段内,因为高频下的各个元器件均会产生不同程度的寄生效应,并且在输出功率很大的情况需要更大的晶体管发射极总面积,意味着需要多个晶体管并联才可达到设计所需的输出功率。而多个晶体管并联将导致其输入端和输出端的阻抗值非常小,在设计匹配时将非常困难,无论是“L”型、“Π”型还是“T”型匹配网络,均要多个拓扑结构级联或增加电抗元件,才能进行匹配。然而,增加级联拓扑结构或电抗元件,不仅会使得版图面积增大,增加了流片的成本;每多引入一个拓扑结构或电抗元件,还将导致匹配结构的插损增大,将对整体电路的增益和输出功率带来较大影响。In the N77 (3.3GHz-4.2GHz) frequency band of 5G mobile communication technology, because each component at high frequency will produce different degrees of parasitic effects, and in the case of high output power, a larger transistor emitter is required The total area means that multiple transistors need to be connected in parallel to achieve the output power required by the design. The parallel connection of multiple transistors will result in very small impedance values at the input and output terminals, and it will be very difficult to design matching. Whether it is an "L" type, "Π" type or "T" type matching network, multiple topologies are required. Structural cascading or adding reactive elements can be matched. However, adding cascaded topological structures or reactive components will not only increase the layout area, but also increase the cost of tape-out; each additional topology or reactive components will also increase the insertion loss of the matching structure, which will affect the overall The gain and output power of the circuit have a great influence.
发明内容Contents of the invention
本发明实施例提供一种基于变压器匹配网络的射频功率放大器,能够有效的缩小了版图面积,同时没有带来额外的插损,对增益和输出回波损耗的优化的效果有显著提升。Embodiments of the present invention provide a radio frequency power amplifier based on a transformer matching network, which can effectively reduce the layout area without causing additional insertion loss, and significantly improve the optimization effect of gain and output return loss.
为了解决上述技术问题,本发明一方面提供一种基于变压器匹配网络的射 频功率放大器,包括依次连接的输入匹配网络、第一级单路放大电路、第一级间匹配网络、第二级双路放大电路、第二级间匹配网络、第三级四路放大电路以及输出匹配网络;In order to solve the above technical problems, the present invention provides a radio frequency power amplifier based on a transformer matching network on the one hand, including an input matching network connected in sequence, a first-stage single-channel amplifier circuit, a first-stage inter-stage matching network, a second-stage dual-channel Amplifying circuit, second-stage inter-stage matching network, third-stage four-way amplifying circuit and output matching network;
所述第一级间匹配网络包括一个第一变压器T1,所述第二级间匹配网络包括两个第二变压器T2,所述输出匹配网络包括两个第三变压器T3和一个第四变压器T4;The first interstage matching network includes a first transformer T1, the second interstage matching network includes two second transformers T2, and the output matching network includes two third transformers T3 and a fourth transformer T4;
单端射频输入信号RFin依次经过所述输入匹配网络和所述第一级单路放大电路后,经由所述第一变压器T1变为两路差分信号分别输出给所述第二级双路放大电路的两个输入端,所述两路差分信号经由所述第二级双路放大电路放大后分别输出给所述两个第二变压器T2,经由所述两个第二变压器T2变为四路差分信号分别输出给所述第三级四路放大电路的四个输入端,所述四路差分信号经由所述第三级四路放大电路放大后分别输出给所述两个第三变压器T3,经由所述第三变压器T3变为两路差分信号并分别输出给所述第四变压器T4的两个输入端,由所述第四变压器T4将两路差分信号合成为一路射频输出信号RFout进行输出。After the single-ended radio frequency input signal RFin passes through the input matching network and the first-stage single-channel amplifier circuit in sequence, it becomes two-channel differential signals through the first transformer T1 and outputs them to the second-stage dual-channel amplifier circuit respectively. The two input terminals of the two differential signals are respectively output to the two second transformers T2 after being amplified by the second-stage dual-channel amplifier circuit, and become four-channel differential signals through the two second transformers T2 The signals are respectively output to the four input terminals of the third-stage four-way amplifier circuit, and the four-way differential signals are respectively output to the two third transformers T3 after being amplified by the third-stage four-way amplifier circuit. The third transformer T3 becomes two differential signals and outputs them to the two input terminals of the fourth transformer T4 respectively, and the fourth transformer T4 synthesizes the two differential signals into one radio frequency output signal RFout for output.
更进一步地,所述第三级四路放大电路的四个输入端两两为一组,每组的两个输入端分别对应的两个输出端为一组输出端;Furthermore, the four input terminals of the third-stage four-way amplifier circuit form a group of two, and the two output terminals corresponding to the two input terminals of each group form a group of output terminals;
所述第一变压器T1的两个输入端分别与所述第一级单路放大电路的输出端和电源信号Vcc1连接,所述第一变压器T1的两个输出端分别与所述第二级双路放大电路的两个输入端连接;所述两个第二变压器T2分别与所述第二级双路放大电路的两个输出端一一对应,每个所述第二变压器T2的一个输入端与所述第二级双路放大电路对应的输出端连接,所述第二变压器T2的另一个输入端与电源信号Vcc2连接,每个所述第二变压器T2的两个输出端分别与所述第三级四路放大电路同一组的两个输入端连接;每个所述第三变压器T3的两个输入端分别与所述第三级四路放大电路同一组的两个输出端连接,每个所述第三变压器T3的两个输出端分别与所述第四变压器T4的一个输入端和地端连接,所述第四变压器T4的一个输出端用于输出射频输出信号RFout,另一个输出端接地。The two input ends of the first transformer T1 are respectively connected to the output end of the first-stage single-channel amplifier circuit and the power signal Vcc1, and the two output ends of the first transformer T1 are respectively connected to the second-stage dual amplifier circuit. The two input terminals of the two-way amplifying circuit are connected; the two second transformers T2 correspond to the two output terminals of the second-stage dual amplifying circuit respectively, and one input terminal of each of the second transformer T2 It is connected to the corresponding output end of the second-stage dual-channel amplifier circuit, the other input end of the second transformer T2 is connected to the power signal Vcc2, and the two output ends of each second transformer T2 are respectively connected to the The two input ends of the same group of the third-stage four-way amplifying circuit are connected; the two input ends of each of the third transformer T3 are respectively connected with the two output ends of the same group of the third-stage four-way amplifying circuit, and each Two output terminals of the third transformer T3 are respectively connected to an input terminal of the fourth transformer T4 and a ground terminal, one output terminal of the fourth transformer T4 is used to output the radio frequency output signal RFout, and the other output end grounded.
更进一步地,所述第一级单路放大电路包括一个第一晶体管Q1,所述第二 级双路放大电路包括两个第二晶体管Q2,所述第三级四路放大电路包括四个第三晶体管Q3,所述第一晶体管Q1的基极和集电极对应为所述第一级单路放大电路的输入端和输出端,两个所述第二晶体管Q2的基极对应为所述第二级双路放大电路的两个输入端,两个所述第二晶体管Q2的集电极对应为所述第二级双路放大电路的两个输出端,四个所述第三晶体管Q3的基极对应为所述第三级四路放大电路的四个输入端,四个所述第三晶体管Q3的集电极对应为所述第三级四路放大电路的四个输出端,所述第一晶体管Q1、第二晶体管Q2和第三晶体管Q3的发射极均接地。Furthermore, the first-stage single-channel amplifying circuit includes a first transistor Q1, the second-stage dual-channel amplifying circuit includes two second transistors Q2, and the third-stage four-channel amplifying circuit includes four fourth Three transistors Q3, the base and collector of the first transistor Q1 correspond to the input and output of the first-stage single-channel amplifier circuit, and the bases of the two second transistors Q2 correspond to the first transistor Q2 The two input terminals of the two-stage dual-channel amplifier circuit, the collectors of the two second transistors Q2 correspond to the two output terminals of the second-stage dual-channel amplifier circuit, and the bases of the four third transistor Q3 The poles correspond to the four input terminals of the third-stage four-way amplifier circuit, and the collectors of the four third transistors Q3 correspond to the four output terminals of the third-stage four-way amplifier circuit. The emitters of the transistor Q1, the second transistor Q2 and the third transistor Q3 are all grounded.
更进一步地,所述射频功率放大器还包括连接在所述第一晶体管Q1的基极和集电极之间的负反馈网络,所述负反馈网络包括串联的第一电阻R1和第一电容C1;Furthermore, the radio frequency power amplifier further includes a negative feedback network connected between the base and the collector of the first transistor Q1, the negative feedback network includes a first resistor R1 and a first capacitor C1 connected in series;
所述射频功率放大器还包括第二电阻R2,所述第二电阻R2串联在所述输入匹配网络和所述第一晶体管Q1的基极之间,并与所述负反馈网络并联。The RF power amplifier further includes a second resistor R2, which is connected in series between the input matching network and the base of the first transistor Q1, and connected in parallel with the negative feedback network.
更进一步地,所述输入匹配网络包括电感L1、L2和电容C2、C3,所述电容C2的一端与所述电感L1的一端并联并用于输入单端射频输入信号RFin,所述电容C2的另一端与电容C3的一端连接,所述电容C3的另一端和所述第一晶体管Q1的基极连接,所述电感L1的另一端接地,所述电感L2的一端连接在所述电容C2和C3之间,所述电感L2的另一端接地。Furthermore, the input matching network includes inductors L1, L2 and capacitors C2, C3, one end of the capacitor C2 is connected in parallel with one end of the inductor L1 and is used to input the single-ended radio frequency input signal RFin, and the other end of the capacitor C2 One end is connected to one end of the capacitor C3, the other end of the capacitor C3 is connected to the base of the first transistor Q1, the other end of the inductor L1 is grounded, and one end of the inductor L2 is connected to the capacitors C2 and C3 Between, the other end of the inductor L2 is grounded.
更进一步地,所述第一变压器T1和所述第二变压器T2为对称互绕变压器,第三变压器T3和所述第四变压器T4为叠层升压变压器,所述对称互绕变压器和所述叠层升压变压器的初级线圈和次级线圈的匝数比都为2:1~1:1之间。Furthermore, the first transformer T1 and the second transformer T2 are symmetrical interwound transformers, the third transformer T3 and the fourth transformer T4 are laminated step-up transformers, and the symmetrical interwound transformer and the The turns ratio of the primary coil to the secondary coil of the laminated step-up transformer is between 2:1 and 1:1.
更进一步地,所述叠层升压变压器包括依次层叠的第一至第三层金属层,每层所述金属层具有两个连接端,相邻两层金属层之间设置有绝缘层,所述绝缘层上具有通孔,其中第一层金属层和第三层金属层为次级线圈,并且第一金属层的一端通过所述通孔与第三金属层的一端连接,第二层金属层为初级线圈。Furthermore, the laminated step-up transformer includes first to third metal layers stacked in sequence, each metal layer has two connection terminals, and an insulating layer is arranged between adjacent two metal layers, so There is a through hole on the insulating layer, wherein the first metal layer and the third metal layer are secondary coils, and one end of the first metal layer is connected to one end of the third metal layer through the through hole, and the second metal layer Layer is the primary coil.
更进一步地,每层所述金属层呈环状,从而限定出由所述金属层环绕的中间区域,所述通孔位于所述中间区域上,所述第一金属层的一端和所述第三金属层的一端弯折延伸至所述中间区域,以通过位于中间区域的所述通孔连接。Furthermore, each metal layer is ring-shaped, thereby defining a middle area surrounded by the metal layer, the through hole is located on the middle area, one end of the first metal layer and the second One end of the three metal layers is bent and extended to the middle area, so as to be connected through the through hole in the middle area.
更进一步地,所述第一金属层一端的弯折部和所述第三金属层一端的弯折 部在层叠方向上重合。Furthermore, the bent portion at one end of the first metal layer overlaps with the bent portion at one end of the third metal layer in the stacking direction.
更进一步地,所述第一金属层一端的弯折部和所述第三金属层一端的弯折部在层叠方向上的投影在一条直线上。Furthermore, projections of the bent portion at one end of the first metal layer and the bent portion at one end of the third metal layer in the stacking direction are on a straight line.
有益效果:本发明的基于变压器匹配网络的射频功率放大器,包括输入匹配网络、第一级放大电路、第一级间匹配网络、第二级放大电路、第二级间匹配网络、第三级放大电路以及输出匹配网络;所述第一级放大电路包括一个第一放大器,所述第二级放大电路包括两个第二放大器,所述第三级放大器包括四个第三放大器,所述四个第三放大器分为两两一组,所述第一级间匹配网络包括一个第一变压器T1,所述第二级间匹配网络包括两个第二变压器T2,所述输出匹配网络包括两个第三变压器T3和一个第四变压器T4;单端射频输入信号RFin依次经过所述输入匹配网络和第一级放大器,经由所述第一变压器T1变为两路差分信号分别输入至两个所述第二放大器,所述两个第二变压器T2分别与两个所述第二放大器一一对应连接,每个所述第二变压器T2将来自对应的第二放大器的单端信号变为两路差分信号并分别输入至同一组的两个所述第三放大器中,所述两个第三变压器T3分别与两组所述第三放大器连接,每个所述第三变压器T3将来自同一组的两个所述第三放大器的差分信号合成为单端信号并输出至所述第四变压器T4,所述第四变压器T4将来自两个所述第三变压器T3的单端信号合成为一路射频输出信号RFout进行输出,因此,本方案中,通过在级间匹配和输出匹配都采用变压器匹配,相比于现有多个匹配拓扑结构级联,有效的缩小了版图面积,同时没有带来额外的插损,对增益和输出回波损耗的优化的效果有显著提升;最后通过末级放大电路的4路功率合成,在不影响和恶化其他指标的同时获得了较高的输出功率。Beneficial effects: The RF power amplifier based on the transformer matching network of the present invention includes an input matching network, a first-stage amplification circuit, a first-stage inter-stage matching network, a second-stage amplifying circuit, a second-stage inter-stage matching network, and a third-stage amplification circuit and an output matching network; the first-stage amplifying circuit includes a first amplifier, the second-stage amplifying circuit includes two second amplifiers, and the third-stage amplifier includes four third amplifiers, and the four The third amplifier is divided into two groups, the first inter-stage matching network includes a first transformer T1, the second inter-stage matching network includes two second transformers T2, and the output matching network includes two first Three transformers T3 and a fourth transformer T4; the single-ended radio frequency input signal RFin passes through the input matching network and the first-stage amplifier in turn, and becomes two differential signals via the first transformer T1, and is respectively input to the two first-stage amplifiers. Two amplifiers, the two second transformers T2 are respectively connected to the two second amplifiers in one-to-one correspondence, and each of the second transformers T2 converts the single-ended signal from the corresponding second amplifier into two differential signals And respectively input into the two third amplifiers of the same group, the two third transformers T3 are respectively connected with two groups of the third amplifiers, each of the third transformers T3 will come from two of the same group The differential signal of the third amplifier is synthesized into a single-ended signal and output to the fourth transformer T4, and the fourth transformer T4 synthesizes the single-ended signals from the two third transformers T3 into a radio frequency output signal RFout Therefore, in this solution, by using transformer matching for both inter-stage matching and output matching, compared with the existing cascade of multiple matching topologies, the layout area is effectively reduced, and no additional insertion loss is brought , the effect of optimizing the gain and output return loss is significantly improved; finally, through the 4-way power synthesis of the final amplifier circuit, a higher output power is obtained without affecting or deteriorating other indicators.
附图说明Description of drawings
下面结合附图,通过对本发明的具体实施方式详细描述,将使本发明的技术方案及其有益效果显而易见。The technical solution and beneficial effects of the present invention will be apparent through the detailed description of specific embodiments of the present invention in conjunction with the accompanying drawings.
图1是本发明实施例提供的射频功率放大器的电路图;Fig. 1 is the circuit diagram of the radio frequency power amplifier provided by the embodiment of the present invention;
图2是本发明实施例提供的对称互绕变压器的原理图;Fig. 2 is a schematic diagram of a symmetrical interwound transformer provided by an embodiment of the present invention;
图3是本发明实施例提供的对称互绕变压器的版图;Fig. 3 is a layout of a symmetrical interwound transformer provided by an embodiment of the present invention;
图4是本发明实施例提供的第三变压器和第四变压器为叠层升压变压器时 两者的连接结构示意图;Fig. 4 is a schematic diagram of the connection structure when the third transformer and the fourth transformer provided by the embodiment of the present invention are laminated step-up transformers;
图5是图4所示的叠层升压变压器的分解示意图;Fig. 5 is an exploded schematic view of the laminated step-up transformer shown in Fig. 4;
图6是本发明实施例提供的叠层升压变压器的另一结构示意图;Fig. 6 is another structural schematic diagram of a laminated step-up transformer provided by an embodiment of the present invention;
图7是图6所示的叠层升压变压器的截面图;Fig. 7 is a cross-sectional view of the laminated step-up transformer shown in Fig. 6;
图8是图6所示的的叠层升压变压器的相位仿真波形图;Fig. 8 is a phase simulation waveform diagram of the laminated step-up transformer shown in Fig. 6;
图9是图6所示的叠层升压变压器的插损和幅度仿真波形图;Fig. 9 is a simulation waveform diagram of insertion loss and amplitude of the laminated step-up transformer shown in Fig. 6;
图10是图6所示的叠层升压变压器的驻波仿真波形图。FIG. 10 is a standing wave simulation waveform diagram of the laminated step-up transformer shown in FIG. 6 .
具体实施方式Detailed ways
请参照图式,其中相同的组件符号代表相同的组件,本发明的原理是以实施在一适当的运算环境中来举例说明。以下的说明是基于所例示的本发明具体实施例,其不应被视为限制本发明未在此详述的其它具体实施例。Referring to the drawings, wherein like reference numerals represent like components, the principles of the present invention are exemplified when implemented in a suitable computing environment. The following description is based on illustrated specific embodiments of the invention, which should not be construed as limiting other specific embodiments of the invention not described in detail herein.
参阅图1,本发明实施例提供的一种基于变压器匹配网络的射频功率放大器100,具体包括依次连接的输入匹配网络10、第一级单路放大电路20、第一级间匹配网络30、第二级双路放大电路40、第二级间匹配网络50、第三级四路放大电路60以及输出网络匹配70。Referring to Fig. 1, a radio frequency power amplifier 100 based on a transformer matching network provided by an embodiment of the present invention specifically includes an input matching network 10 connected in sequence, a first-stage single-channel amplification circuit 20, a first-stage inter-stage matching network 30, a second The second-stage two-way amplifying circuit 40 , the second inter-stage matching network 50 , the third-stage four-way amplifying circuit 60 and the output network matching 70 .
其中,所述第一级间匹配网络30包括一个第一变压器T1,所述第二级间匹配网络50包括两个第二变压器T2,所述输出匹配网络70包括两个第三变压器T3和一个第四变压器T4。Wherein, the first interstage matching network 30 includes a first transformer T1, the second interstage matching network 50 includes two second transformers T2, and the output matching network 70 includes two third transformers T3 and a A fourth transformer T4.
单端射频输入信号RFin依次经过所述输入匹配网络10和所述第一级单路放大电路20后,经由所述第一变压器T1变为两路差分信号分别输出给所述第二级双路放大电路40的两个输入端,所述两路差分信号经由所述第二级双路放大电路40放大后分别输出给所述两个第二变压器T2,经由所述两个第二变压器T2变为四路差分信号分别输出给所述第三级四路放大电路60的四个输入端,所述四路差分信号经由所述第三级四路放大电路60放大后分别输出给所述两个第三变压器T3,经由所述第三变压器T3变为两路差分信号并分别输出给所述第四变压器T4的两个输入端,由所述第四变压器T4将两路差分信号合成为一路射频输出信号RFout进行输出。After the single-ended radio frequency input signal RFin passes through the input matching network 10 and the first-stage single-channel amplifier circuit 20 in sequence, it becomes two-way differential signals through the first transformer T1 and outputs them to the second-stage two-way amplifier circuit respectively. The two input terminals of the amplifying circuit 40, the two differential signals are amplified by the second-stage dual amplifying circuit 40 and output to the two second transformers T2 respectively, and then transformed by the two second transformers T2 The four differential signals are respectively output to the four input terminals of the third stage four amplifier circuit 60, and the four differential signals are amplified by the third stage four amplifier circuit 60 and output to the two respectively. The third transformer T3, through the third transformer T3, becomes two differential signals and outputs them to the two input ends of the fourth transformer T4 respectively, and the fourth transformer T4 synthesizes the two differential signals into one radio frequency The output signal RFout is output.
由此,通过本发明的级间匹配网络和输出匹配网络,可以实现将输入的单端信号先变为两路差分信号,之后两路差分信号变为四路差分信号,再通过将 四路差分信号合成为两路差分信号,最后再合成为一个单端信号输出,在不影响和恶化其他指标的同时获得了较高的输出功率;此外,级间匹配网络和输出匹配网络都是通过变压器实现,相比于现有多个匹配拓扑结构级联,有效的缩小了版图面积,同时没有带来额外的插损,对增益和输出回波损耗的优化的效果有显著提升。Thus, through the inter-stage matching network and the output matching network of the present invention, the input single-ended signal can be changed into two-way differential signals first, then the two-way differential signals can be changed into four-way differential signals, and then the four-way differential signals can be converted into four-way differential signals. The signal is synthesized into two differential signals, and finally synthesized into a single-ended signal output, which obtains higher output power without affecting or deteriorating other indicators; in addition, the inter-stage matching network and output matching network are realized through transformers Compared with the cascading of multiple matching topological structures in the prior art, the layout area is effectively reduced, and at the same time, no additional insertion loss is brought, and the optimization effect of gain and output return loss is significantly improved.
在一些实施例中,第一至第三级放大电路可均采用HBT晶体管实现,具体如图1所示,第一级单路放大电路20包括一个第一晶体管Q1,第二级双路放大电路40包括两个第二晶体管Q2,第三级四路放大电路60包括四个第三晶体管Q3。其中,所述第一晶体管Q1的基极和集电极对应为所述第一级单路放大电路20的输入端和输出端,两个所述第二晶体管Q2的基极对应为所述第二级双路放大电路40的两个输入端,两个所述第二晶体管Q2的集电极对应为所述第二级双路放大电路40的两个输出端,四个所述第三晶体管Q3的基极对应为所述第三级四路放大电路60的四个输入端,四个所述第三晶体管Q3的集电极对应为所述第三级四路放大电路60的四个输出端。其中,所述第三级四路放大电路60的四个输入端两两为一组,每组的两个输入端分别对应的两个输出端为一组输出端,也就是两个第三晶体管Q3为一组。In some embodiments, the first to third stage amplifying circuits can all be realized by using HBT transistors, specifically as shown in FIG. 40 includes two second transistors Q2, and the third stage four-way amplifier circuit 60 includes four third transistors Q3. Wherein, the base and collector of the first transistor Q1 correspond to the input and output of the first-stage single-channel amplifier circuit 20, and the bases of the two second transistors Q2 correspond to the second The two input ends of the first-stage dual-channel amplifier circuit 40, the collectors of the two second transistors Q2 correspond to the two output terminals of the second-stage dual-channel amplifier circuit 40, and the four third transistors Q3 The bases correspond to the four input terminals of the third-stage four-way amplifier circuit 60 , and the collectors of the four third transistors Q3 correspond to the four output terminals of the third-stage four-way amplifier circuit 60 . Wherein, the four input terminals of the third-stage four-way amplifier circuit 60 form a group in pairs, and the two output terminals corresponding to the two input terminals of each group are a group of output terminals, that is, two third transistors Q3 is a group.
在具体的实施方式中,第一变压器T1的两个输入端分别与第一晶体管Q1的集电极和电源信号Vcc1连接,第一变压器T1的两个输出端分别与两个第二晶体管Q2的基极连接,所述两个第二变压器T2分别与所述第二级双路放大电路40的两个输出端一一对应,即两个第二变压器T2分别与两个第二晶体管Q2一一对应,每个第二变压器T2的两个输入端分别与对应的第二晶体管Q2的集电极和电源信号Vcc2连接,一个第二变压器T2的两个输出端分别与同一组的两个第三晶体管Q3的基极连接,另一个第二变压器T2的两个输出端分别与另一组的两个第三晶体管Q3连接。一个第三变压器T3的两个输入端分别与同一组的两个第三晶体管Q3的集电极连接,另一个第三变压器T3的两个输入端分别与另一组的两个第三晶体管Q3的集电极连接。此外,两个第三变压器T3的其中一个输出端都是接地,两个第三变压器T3的另一个输出端分别连接第四变压器T4的两个输入端,第四变压器T4的一个输出端接地,另一个输出端用于输出射频输出信号RFout。In a specific implementation, the two input terminals of the first transformer T1 are respectively connected to the collector of the first transistor Q1 and the power signal Vcc1, and the two output terminals of the first transformer T1 are respectively connected to the bases of the two second transistors Q2. The two second transformers T2 correspond to the two output ends of the second-stage dual-channel amplifier circuit 40 respectively, that is, the two second transformers T2 correspond to the two second transistors Q2 respectively. , the two input terminals of each second transformer T2 are respectively connected to the collector of the corresponding second transistor Q2 and the power supply signal Vcc2, and the two output terminals of a second transformer T2 are respectively connected to the two third transistors Q3 of the same group The base of the other second transformer T2 is connected to the two output terminals of the other second transformer T2 respectively connected to another group of two third transistors Q3. The two input terminals of one third transformer T3 are respectively connected to the collectors of the two third transistors Q3 of the same group, and the two input terminals of the other third transformer T3 are respectively connected to the collectors of the two third transistors Q3 of another group. collector connection. In addition, one of the output terminals of the two third transformers T3 is grounded, the other output terminals of the two third transformers T3 are respectively connected to the two input terminals of the fourth transformer T4, and one output terminal of the fourth transformer T4 is grounded, The other output terminal is used to output the radio frequency output signal RFout.
对于第三级四路放大电路60,本实施例采用的是两路2个晶体管并联,有利于增大晶体管基极输入端阻抗值,可有效降低级间匹配难度,并完成阻抗变换。并且,对于第一级间匹配网络30,通过采用变压器来实现,将单端信号变为两路差分信号分别输入至第二级双路放大电路40的两个晶体管Q2,可有效降低级间匹配难度,并且第二晶体管Q2不需串联基极电阻,因此对其增益、输出功率和输出功率的线性度都有很大提升。For the third-stage four-way amplifier circuit 60 , this embodiment uses two parallel connections of two transistors, which is beneficial to increase the impedance value of the transistor base input terminal, effectively reduce the difficulty of inter-stage matching, and complete impedance transformation. Moreover, for the first inter-stage matching network 30, it is implemented by using a transformer, and the single-ended signal is changed into two differential signals, which are respectively input to the two transistors Q2 of the second-stage dual-channel amplifying circuit 40, which can effectively reduce the inter-stage matching difficulty, and the second transistor Q2 does not need to be connected in series with a base resistor, so its gain, output power and linearity of output power are greatly improved.
从图1可以看出,本发明实施例中,第一级单路放大电路20采用第一晶体管Q1实现一路放大电路,在其他实施例中,第一晶体管Q1的数量不限于是一个,可以采用多个并联的第一晶体管Q1实现第一级单路放大电路20,多个第一晶体管Q1实现并联的方式为多个第一晶体管Q1的基极各自串联一个第二电阻R2后并联在一起,第一晶体管Q1的集电极并联在一起作为第一级单路放大电路20的输出端,第一晶体管Q1的发射极均接地。同理地,图1所示的实施例中,第二级双路放大电路40采用两个第二晶体管Q2分别实现两路放大电路,在其他实时方式中,第二级双路放大电路40的每一路放大电路可以采用多个并联的第二晶体管Q2实现,每一路中多个并联的第二晶体管Q2的基极并联在一起,集电极并联在一起,发射极接地。此外,图1所示的实施例中,第三级四路放大电路60采用四个第三晶体管Q3分别实现四路放大电路,在其他实时方式中,第三级四路放大电路60的每一路放大电路可以采用多个并联的第三晶体管Q3实现,每一路中多个并联的第三晶体管Q3的基极并联在一起,集电极并联在一起,发射极均接地。通过多个晶体管并联的方式实现放大,可以提高放大电路的性能。It can be seen from FIG. 1 that in the embodiment of the present invention, the first-stage single-channel amplifying circuit 20 adopts the first transistor Q1 to realize one-channel amplifying circuit. In other embodiments, the number of the first transistor Q1 is not limited to one, and can be adopted A plurality of first transistors Q1 connected in parallel realizes the first-stage single-channel amplifier circuit 20, and the way in which the plurality of first transistors Q1 are connected in parallel is that the bases of the plurality of first transistors Q1 are respectively connected in series with a second resistor R2 and then connected in parallel, The collectors of the first transistor Q1 are connected in parallel as the output terminal of the first-stage single-channel amplifier circuit 20 , and the emitters of the first transistor Q1 are both grounded. Similarly, in the embodiment shown in FIG. 1 , the second-stage dual-channel amplifier circuit 40 adopts two second transistors Q2 to implement two-channel amplifier circuits respectively. In other real-time modes, the second-stage dual-channel amplifier circuit 40 Each amplifying circuit can be realized by a plurality of second transistors Q2 connected in parallel, the bases of the plurality of second transistors Q2 connected in parallel are connected in parallel, the collectors are connected in parallel, and the emitters are grounded. In addition, in the embodiment shown in FIG. 1 , the third-stage four-way amplifier circuit 60 uses four third transistors Q3 to realize the four-way amplifier circuit respectively. In other real-time modes, each of the third-stage four-way amplifier circuits 60 The amplifying circuit can be realized by using a plurality of third transistors Q3 connected in parallel, the bases of the third transistors Q3 connected in parallel in each channel are connected in parallel, the collectors are connected in parallel, and the emitters are all grounded. Amplification is realized by connecting multiple transistors in parallel, which can improve the performance of the amplifying circuit.
可以理解的是,本发明实施例的放大电路并不局限于采用HBT晶体管实现,也可以采用COMS管实现,或者还可以是晶体管的组合来实现,只要实现功率放大即可。It can be understood that the amplifying circuit in the embodiment of the present invention is not limited to be realized by using HBT transistors, but also can be realized by using CMOS transistors, or can also be realized by a combination of transistors, as long as the power amplification is realized.
继续参阅图1,本发明实施例中,射频功率放大器100还包括连接在所述第一晶体管Q1的基极和集电极之间的负反馈网络80。负反馈网络80包括串联的第一电阻R1和第一电容C1。所述射频功率放大器100还包括第二电阻R2,所述第二电阻R2串联在所述输入匹配网络10和所述第一晶体管Q1的基极之间,并与所述负反馈网络80并联。Continuing to refer to FIG. 1 , in the embodiment of the present invention, the radio frequency power amplifier 100 further includes a negative feedback network 80 connected between the base and the collector of the first transistor Q1 . The negative feedback network 80 includes a first resistor R1 and a first capacitor C1 connected in series. The RF power amplifier 100 further includes a second resistor R2, the second resistor R2 is connected in series between the input matching network 10 and the base of the first transistor Q1, and connected in parallel with the negative feedback network 80.
通过第二电阻R2的作用,可以进一步提高第一级放大电路20的稳定性和优化输入回波损耗。而通过在第一晶体管Q1集电极与基极之间增加负反馈网络80,负反馈网络80中的第一电阻R1可调节反馈深度,增加稳定性的同时使第一级放大电路20的增益和输出功率有所降低。Through the function of the second resistor R2, the stability of the first-stage amplifying circuit 20 can be further improved and the input return loss can be optimized. And by adding a negative feedback network 80 between the collector and the base of the first transistor Q1, the first resistor R1 in the negative feedback network 80 can adjust the feedback depth, increase the stability and at the same time make the gain of the first stage amplifier circuit 20 and The output power is reduced.
本发明实施例中,输入匹配网络10采用两阶LC匹配实现,如图1所示,所述输入匹配网络10包括电感L1、L2和电容C2、C3,所述电容C2的一端与所述电感L1的一端并联并用于输入单端射频输入信号RFin,所述电容C2的另一端与电容C3的一端连接,所述电容C3的另一端和所述第一晶体管Q1的基极连接,所述电感L1的另一端接地,所述电感L2的一端连接在所述电容C2和C3之间,所述电感L2的另一端接地。通过采用两阶LC匹配实现输入匹配,有利于优化整体电路的输入回波损耗。In the embodiment of the present invention, the input matching network 10 is realized by two-stage LC matching. As shown in FIG. One end of L1 is connected in parallel and is used to input a single-ended radio frequency input signal RFin, the other end of the capacitor C2 is connected to one end of the capacitor C3, the other end of the capacitor C3 is connected to the base of the first transistor Q1, and the inductor The other end of L1 is grounded, one end of the inductor L2 is connected between the capacitors C2 and C3, and the other end of the inductor L2 is grounded. The input matching is realized by adopting two-stage LC matching, which is beneficial to optimize the input return loss of the overall circuit.
其中,第一级间匹配网络30还包括电容值相同的滤波电容C4和C5、两个隔直电容C6以及扼流电感L3,两个滤波电容C4和C5的一端分别与第一变压器T1的两个输入端连接,两个滤波电容C4和C5的另一端分别接地,两个隔直电容C6分别串联在第一变压器T1的两个输出端和对应连接的第二晶体管Q2的基极之间。扼流电感L3串联在电源信号Vcc1和与该电源信号Vcc1连接的第一变压器T1的输入端之间。Wherein, the first inter-stage matching network 30 also includes filter capacitors C4 and C5 with the same capacitance value, two DC blocking capacitors C6 and a choke inductor L3, one end of the two filter capacitors C4 and C5 is respectively connected to two ends of the first transformer T1 The other ends of the two filter capacitors C4 and C5 are respectively grounded, and the two DC blocking capacitors C6 are respectively connected in series between the two output terminals of the first transformer T1 and the bases of the correspondingly connected second transistor Q2. The choke inductor L3 is connected in series between the power signal Vcc1 and the input terminal of the first transformer T1 connected to the power signal Vcc1.
第二级间匹配网络50还包括两个滤波电容C7和四个隔直电容C8,其中一个滤波电容C7串联在一个第二晶体管Q2的集电极和与其连接的第二变压器T2的输入端之间,另一个滤波电容C7串联在另一个第二晶体管Q2的集电极和与其连接的另一个第二晶体管Q2的输入端之间,每个第二变压器T2的每个输出端和与其连接的第三晶体管Q3的基极之间都串联有一个所述隔直电容C8。The second interstage matching network 50 also includes two filter capacitors C7 and four DC blocking capacitors C8, wherein one filter capacitor C7 is connected in series between the collector of a second transistor Q2 and the input terminal of the second transformer T2 connected thereto , another filter capacitor C7 is connected in series between the collector of another second transistor Q2 and the input terminal of another second transistor Q2 connected to it, and each output terminal of each second transformer T2 is connected to the third transistor Q2 connected to it. The DC blocking capacitor C8 is connected in series between the bases of the transistor Q3.
此外,输出匹配网络70还包括四个第一滤波电容C9、两个第二滤波电容C10以及两个电感L4,四个第一滤波电容C9的一端与四个第三晶体管Q3的集电极一一对应连接,四个第一滤波电容C9的另一端分别接地,两个第二滤波电容C10的一端分别与第四变压器T4的两个输入端连接,两个第二滤波电容C10的另一端方分别接地,并且第四变压器T4的输入端和对应连接的第三变压器T3的输出端之间串联有所述电感L4。In addition, the output matching network 70 also includes four first filter capacitors C9, two second filter capacitors C10 and two inductors L4, one terminal of the four first filter capacitors C9 is connected to the collectors of the four third transistors Q3 Corresponding connections, the other ends of the four first filter capacitors C9 are respectively grounded, one ends of the two second filter capacitors C10 are respectively connected to the two input ends of the fourth transformer T4, and the other ends of the two second filter capacitors C10 are respectively grounded, and the inductance L4 is connected in series between the input end of the fourth transformer T4 and the correspondingly connected output end of the third transformer T3.
本发明的实施例中,所述第一变压器T1和所述第二变压器T2为对称互绕变压器,第三变压器T3和所述第四变压器T4为叠层升压变压器,所述对称互绕变压器和所述叠层升压变压器的初级线圈和次级线圈的匝数比都为2:1~1:1之间。In the embodiment of the present invention, the first transformer T1 and the second transformer T2 are symmetrical interwound transformers, the third transformer T3 and the fourth transformer T4 are stacked step-up transformers, and the symmetrical interwound transformers The turn ratios of the primary coil and the secondary coil of the laminated step-up transformer are all between 2:1 and 1:1.
参阅图3,本发明实施例的对称互绕变压器为轴对称结构,接地点在对称轴上,由此在输出信号相位转换时可确保相位足够精确,在传输差分信号方面有较大优势。此外,对称互绕变压器有较大的互感,因此其耦合系数K值较大为0.7~0.9,K值越大,变压器越接近理想状态,其带宽较宽、插入损耗较小。并且该变压器的初级线圈和次级线圈的端口在变压器两端,因此十分适合用于前后级电路的级联。例如,以第二变压器T2为例,变压器的E、F端分别连接第二晶体管Q2的输出端与隔离端(即直流供电端Vcc2),E、F端及其连接线圈为初级线圈,M、N端连接第三级放大电路的两路差分信号的输入端,M、N及其连接线圈为次级线圈,初、次级线圈匝数比在2:1与1:1之间。Referring to Fig. 3, the symmetrical interwound transformer of the embodiment of the present invention has an axisymmetric structure, and the grounding point is on the symmetrical axis, so that the phase can be ensured to be accurate enough during the phase conversion of the output signal, which has great advantages in transmitting differential signals. In addition, the symmetrical interwound transformer has a large mutual inductance, so its coupling coefficient K value is 0.7 to 0.9. The larger the K value, the closer the transformer is to the ideal state, and its bandwidth is wider and the insertion loss is smaller. Moreover, the ports of the primary coil and the secondary coil of the transformer are at both ends of the transformer, so it is very suitable for the cascade connection of the front and rear circuits. For example, taking the second transformer T2 as an example, the E and F terminals of the transformer are respectively connected to the output terminal and the isolation terminal of the second transistor Q2 (that is, the DC power supply terminal Vcc2), and the E, F terminals and their connected coils are primary coils, M, The N terminal is connected to the input terminals of the two differential signals of the third-stage amplifying circuit, the M, N and their connected coils are secondary coils, and the turns ratio of the primary and secondary coils is between 2:1 and 1:1.
如图4至图5所示,本发明实施例的叠层升压变压器包括依次层叠的第一金属层A、第二金属层B以及第三层金属层C,每层所述金属层具有两个连接端,相邻两层金属层之间设置有绝缘层(图未示意),所述绝缘层上具有通孔D。其中第一层金属层A和第三层金属层C为次级线圈,并且第一金属层A的一端通过所述通孔D与第三金属层C的一端连接,第二层金属层B为初级线圈。如图4所示,每层金属层呈环状,从而限定出由金属层环绕的中间区域,通孔D位于中间区域上,第一金属层A的一端和第三金属层C的一端弯折延伸至该中间区域,以通过中间区域的通孔D连接。其中,所述第一金属层A一端的弯折部A1和所述第三金属层C一端的弯折部C1在层叠方向上重合。其中,图4示意的是输出匹配网络70中的两个第三变压器T3和一个第四变压器T4的连接结构示意图,图中“IN-”、“IN+”表示的是输入端,“GND”表示接地,GND可保持两个输出信号的相位差为180°;在第一、三金属层A、C与第二金属层B的耦合下,感应出信号,以此将两个信号合成为一个信号,两个第三变压器T3合成的信号输出后,进入第四变压器T4后信号再次合成,最终输出为一个RFout信号,达成四路合成的目的。As shown in Figures 4 to 5, the laminated step-up transformer according to the embodiment of the present invention includes a first metal layer A, a second metal layer B and a third metal layer C stacked in sequence, and each metal layer has two An insulating layer (not shown in the figure) is arranged between two adjacent metal layers, and a through hole D is formed on the insulating layer. Wherein the first metal layer A and the third metal layer C are secondary coils, and one end of the first metal layer A is connected to one end of the third metal layer C through the through hole D, and the second metal layer B is primary coil. As shown in FIG. 4, each metal layer is ring-shaped, thereby defining a middle area surrounded by the metal layer, a through hole D is located on the middle area, and one end of the first metal layer A and one end of the third metal layer C are bent Extend to the middle area to be connected through the through hole D in the middle area. Wherein, the bent portion A1 at one end of the first metal layer A overlaps with the bent portion C1 at one end of the third metal layer C in the stacking direction. Among them, FIG. 4 shows a schematic diagram of the connection structure of two third transformers T3 and one fourth transformer T4 in the output matching network 70. In the figure, "IN-" and "IN+" indicate the input terminals, and "GND" indicates Grounded, GND can keep the phase difference of the two output signals at 180°; under the coupling of the first and third metal layers A, C and the second metal layer B, the signal is induced to combine the two signals into one signal After the signals synthesized by the two third transformers T3 are output, the signals are synthesized again after entering the fourth transformer T4, and finally output as an RFout signal, achieving the purpose of four-way synthesis.
在另一些实施例中,如图6和图7所示,所述第一金属层A一端的弯折部 A1和所述第三金属层C一端的弯折部C1在层叠方向上的投影也可以是大致在一条直线上,通过此种结构的变压器,如图8所示至图10所示,图8为图6所示的叠层升压变压器的相位仿真波形图,图9是图6所示的叠层升压变压器的插损和幅度仿真波形图,其中曲线S(3,1)表示幅度曲线,S(3,2)表示插损曲线,图10是图6所示的叠层升压变压器的驻波仿真波形图,从图中可看出,变压器可在合成输出功率的同时,具有非常好的幅度、相位的一致性,并且有较小的插损和较好的驻波。In some other embodiments, as shown in FIG. 6 and FIG. 7 , the projections of the bent portion A1 at one end of the first metal layer A and the bent portion C1 at one end of the third metal layer C in the stacking direction are also It can be roughly on a straight line, through the transformer of this structure, as shown in Figure 8 to Figure 10, Figure 8 is the phase simulation waveform diagram of the laminated step-up transformer shown in Figure 6, and Figure 9 is the phase simulation waveform diagram of Figure 6 The simulation waveform diagram of the insertion loss and amplitude of the laminated step-up transformer shown, where the curve S(3,1) represents the amplitude curve, and S(3,2) represents the insertion loss curve, and Figure 10 is the laminated layer shown in Figure 6 The standing wave simulation waveform diagram of the step-up transformer. It can be seen from the figure that the transformer can synthesize the output power while having very good amplitude and phase consistency, and has a small insertion loss and a good standing wave .
以上对本发明实施例所提供的一种基于变压器匹配网络的射频功率放大器进行了详细介绍,本文中应用了具体个例对本发明的原理及实施方式进行了阐述,以上实施例的说明只是用于帮助理解本发明的方法及其核心思想;同时,对于本领域的技术人员,依据本发明的思想,在具体实施方式及应用范围上均会有改变之处,综上所述,本说明书内容不应理解为对本发明的限制。The radio frequency power amplifier based on the transformer matching network provided by the embodiment of the present invention has been introduced in detail above. In this paper, specific examples are used to illustrate the principle and implementation of the present invention. The description of the above embodiment is only for helping Understand the method of the present invention and its core idea; at the same time, for those skilled in the art, according to the idea of the present invention, there will be changes in the specific implementation and scope of application. In summary, the content of this specification should not be construed as a limitation of the invention.

Claims (10)

  1. 一种基于变压器匹配网络的射频功率放大器,其特征在于,包括依次连接的输入匹配网络、第一级单路放大电路、第一级间匹配网络、第二级双路放大电路、第二级间匹配网络、第三级四路放大电路以及输出匹配网络;A radio frequency power amplifier based on a transformer matching network is characterized in that it includes an input matching network connected in sequence, a first-stage single-channel amplifier circuit, a first-stage inter-stage matching network, a second-stage dual-channel amplifier circuit, and a second-stage inter-stage amplifier circuit. Matching network, third stage four-way amplifier circuit and output matching network;
    所述第一级间匹配网络包括一个第一变压器T1,所述第二级间匹配网络包括两个第二变压器T2,所述输出匹配网络包括两个第三变压器T3和一个第四变压器T4;The first interstage matching network includes a first transformer T1, the second interstage matching network includes two second transformers T2, and the output matching network includes two third transformers T3 and a fourth transformer T4;
    单端射频输入信号RFin依次经过所述输入匹配网络和所述第一级单路放大电路后,经由所述第一变压器T1变为两路差分信号分别输出给所述第二级双路放大电路的两个输入端,所述两路差分信号经由所述第二级双路放大电路放大后分别输出给所述两个第二变压器T2,经由所述两个第二变压器T2变为四路差分信号分别输出给所述第三级四路放大电路的四个输入端,所述四路差分信号经由所述第三级四路放大电路放大后分别输出给所述两个第三变压器T3,经由所述第三变压器T3变为两路差分信号并分别输出给所述第四变压器T4的两个输入端,由所述第四变压器T4将两路差分信号合成为一路射频输出信号RFout进行输出。After the single-ended radio frequency input signal RFin passes through the input matching network and the first-stage single-channel amplifier circuit in sequence, it becomes two-channel differential signals through the first transformer T1 and outputs them to the second-stage dual-channel amplifier circuit respectively. The two input terminals of the two differential signals are respectively output to the two second transformers T2 after being amplified by the second-stage dual-channel amplifier circuit, and become four-channel differential signals through the two second transformers T2 The signals are respectively output to the four input terminals of the third-stage four-way amplifier circuit, and the four-way differential signals are respectively output to the two third transformers T3 after being amplified by the third-stage four-way amplifier circuit. The third transformer T3 becomes two differential signals and outputs them to the two input terminals of the fourth transformer T4 respectively, and the fourth transformer T4 synthesizes the two differential signals into one radio frequency output signal RFout for output.
  2. 根据权利要求1所述的射频功率放大器,其特征在于,所述第三级四路放大电路的四个输入端两两为一组,每组的两个输入端分别对应的两个输出端为一组输出端;The radio frequency power amplifier according to claim 1, wherein the four input terminals of the third stage four-way amplifier circuit form a group in pairs, and the two output terminals corresponding to the two input terminals of each group are a set of outputs;
    所述第一变压器T1的两个输入端分别与所述第一级单路放大电路的输出端和电源信号Vcc1连接,所述第一变压器T1的两个输出端分别与所述第二级双路放大电路的两个输入端连接;所述两个第二变压器T2分别与所述第二级双路放大电路的两个输出端一一对应,每个所述第二变压器T2的一个输入端与所述第二级双路放大电路对应的输出端连接,所述第二变压器T2的另一个输入端与电源信号Vcc2连接,每个所述第二变压器T2的两个输出端分别与所述第三级四路放大电路同一组的两个输入端连接;每个所述第三变压器T3的两个输入端分别与所述第三级四路放大电路同一组的两个输出端连接,每个所述第三变压器T3的两个输出端分别与所述第四变压器T4的一个输入端和地端连接,所述第四变压器T4的一个输出端用于输出射频输出信号RFout,另一个 输出端接地。The two input ends of the first transformer T1 are respectively connected to the output end of the first-stage single-channel amplifier circuit and the power signal Vcc1, and the two output ends of the first transformer T1 are respectively connected to the second-stage dual amplifier circuit. The two input terminals of the two-way amplifying circuit are connected; the two second transformers T2 correspond to the two output terminals of the second-stage dual amplifying circuit respectively, and one input terminal of each of the second transformer T2 It is connected to the corresponding output end of the second-stage dual-channel amplifier circuit, the other input end of the second transformer T2 is connected to the power signal Vcc2, and the two output ends of each second transformer T2 are respectively connected to the The two input ends of the same group of the third-stage four-way amplifying circuit are connected; the two input ends of each of the third transformer T3 are respectively connected with the two output ends of the same group of the third-stage four-way amplifying circuit, and each Two output terminals of the third transformer T3 are respectively connected to an input terminal of the fourth transformer T4 and a ground terminal, one output terminal of the fourth transformer T4 is used to output the radio frequency output signal RFout, and the other output end grounded.
  3. 根据权利要求2所述的射频功率放大器,其特征在于,所述第一级单路放大电路包括一个第一晶体管Q1,所述第二级双路放大电路包括两个第二晶体管Q2,所述第三级四路放大电路包括四个第三晶体管Q3,所述第一晶体管Q1的基极和集电极对应为所述第一级单路放大电路的输入端和输出端,两个所述第二晶体管Q2的基极对应为所述第二级双路放大电路的两个输入端,两个所述第二晶体管Q2的集电极对应为所述第二级双路放大电路的两个输出端,四个所述第三晶体管Q3的基极对应为所述第三级四路放大电路的四个输入端,四个所述第三晶体管Q3的集电极对应为所述第三级四路放大电路的四个输出端,所述第一晶体管Q1、第二晶体管Q2和第三晶体管Q3的发射极均接地。The radio frequency power amplifier according to claim 2, wherein the first-stage single-channel amplifying circuit includes a first transistor Q1, and the second-stage dual-channel amplifying circuit includes two second transistors Q2, the The third-stage four-way amplifier circuit includes four third transistors Q3, the base and collector of the first transistor Q1 correspond to the input and output ends of the first-stage single-way amplifier circuit, and the two third transistors Q1 The bases of the second transistor Q2 correspond to the two input terminals of the second-stage dual amplifier circuit, and the collectors of the two second transistors Q2 correspond to the two output terminals of the second-stage dual amplifier circuit. , the bases of the four third transistors Q3 correspond to the four input terminals of the third-stage four-way amplifier circuit, and the collectors of the four third transistors Q3 correspond to the four input terminals of the third-stage four-way amplifier circuit. For the four output terminals of the circuit, the emitters of the first transistor Q1, the second transistor Q2 and the third transistor Q3 are all grounded.
  4. 根据权利要求3所述的射频功率放大器,其特征在于,所述射频功率放大器还包括连接在所述第一晶体管Q1的基极和集电极之间的负反馈网络,所述负反馈网络包括串联的第一电阻R1和第一电容C1;The radio frequency power amplifier according to claim 3, wherein the radio frequency power amplifier further comprises a negative feedback network connected between the base and the collector of the first transistor Q1, and the negative feedback network includes a series The first resistor R1 and the first capacitor C1;
    所述射频功率放大器还包括第二电阻R2,所述第二电阻R2串联在所述输入匹配网络和所述第一晶体管Q1的基极之间,并与所述负反馈网络并联。The RF power amplifier further includes a second resistor R2, which is connected in series between the input matching network and the base of the first transistor Q1, and connected in parallel with the negative feedback network.
  5. 根据权利要求3所述的射频功率放大器,其特征在于,所述输入匹配网络包括电感L1、L2和电容C2、C3,所述电容C2的一端与所述电感L1的一端并联并用于输入单端射频输入信号RFin,所述电容C2的另一端与电容C3的一端连接,所述电容C3的另一端和所述第一晶体管Q1的基极连接,所述电感L1的另一端接地,所述电感L2的一端连接在所述电容C2和C3之间,所述电感L2的另一端接地。The radio frequency power amplifier according to claim 3, wherein the input matching network includes inductors L1, L2 and capacitors C2, C3, and one end of the capacitor C2 is connected in parallel with one end of the inductor L1 and is used for inputting a single-ended RF input signal RFin, the other end of the capacitor C2 is connected to one end of the capacitor C3, the other end of the capacitor C3 is connected to the base of the first transistor Q1, the other end of the inductor L1 is grounded, and the inductor One end of L2 is connected between the capacitors C2 and C3, and the other end of the inductor L2 is grounded.
  6. 根据权利要求1所述的射频功率放大器,其特征在于,所述第一变压器T1和所述第二变压器T2为对称互绕变压器,第三变压器T3和所述第四变压器T4为叠层升压变压器,所述对称互绕变压器和所述叠层升压变压器的初级线圈和次级线圈的匝数比都为2:1~1:1之间。The radio frequency power amplifier according to claim 1, wherein the first transformer T1 and the second transformer T2 are symmetrical interwound transformers, and the third transformer T3 and the fourth transformer T4 are laminated booster transformers. For the transformer, the turn ratios of the primary coil and the secondary coil of the symmetrical interwound transformer and the laminated step-up transformer are all between 2:1 and 1:1.
  7. 根据权利要求6所述的射频功率放大器,其特征在于,所述叠层升压变压器包括依次层叠的第一至第三层金属层,每层所述金属层具有两个连接端,相邻两层金属层之间设置有绝缘层,所述绝缘层上具有通孔,其中第一层金属层和第三层金属层为次级线圈,并且第一金属层的一端通过所述通孔与第三金 属层的一端连接,第二层金属层为初级线圈。The radio frequency power amplifier according to claim 6, wherein the laminated step-up transformer includes first to third metal layers stacked in sequence, each metal layer has two connection terminals, two adjacent An insulating layer is arranged between the metal layers, and a through hole is provided on the insulating layer, wherein the first metal layer and the third metal layer are secondary coils, and one end of the first metal layer is connected to the second through the through hole. One end of the three metal layers is connected, and the second metal layer is the primary coil.
  8. 根据权利要求7所述的射频功率放大器,其特征在于,每层所述金属层呈环状,从而限定出由所述金属层环绕的中间区域,所述通孔位于所述中间区域上,所述第一金属层的一端和所述第三金属层的一端弯折延伸至所述中间区域,以通过位于中间区域的所述通孔连接。The radio frequency power amplifier according to claim 7, wherein each layer of the metal layer is ring-shaped, thereby defining a middle area surrounded by the metal layer, and the through hole is located on the middle area, so One end of the first metal layer and one end of the third metal layer are bent and extended to the middle area, so as to be connected through the through hole in the middle area.
  9. 根据权利要求8所述的射频功率放大器,其特征在于,所述第一金属层一端的弯折部和所述第三金属层一端的弯折部在层叠方向上重合。The radio frequency power amplifier according to claim 8, wherein the bent portion at one end of the first metal layer overlaps with the bent portion at one end of the third metal layer in a stacking direction.
  10. 根据权利要求8所述的射频功率放大器,其特征在于,所述第一金属层一端的弯折部和所述第三金属层一端的弯折部在层叠方向上的投影在一条直线上。The radio frequency power amplifier according to claim 8, wherein projections of the bent portion at one end of the first metal layer and the bent portion at one end of the third metal layer in the stacking direction are on a straight line.
PCT/CN2022/078358 2021-09-16 2022-02-28 Radio-frequency power amplifier based on transformer matching network WO2023040201A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202111088952.X 2021-09-16
CN202111088952.XA CN113556092B (en) 2021-09-16 2021-09-16 Radio frequency power amplifier based on transformer matching network

Publications (1)

Publication Number Publication Date
WO2023040201A1 true WO2023040201A1 (en) 2023-03-23

Family

ID=78134640

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/078358 WO2023040201A1 (en) 2021-09-16 2022-02-28 Radio-frequency power amplifier based on transformer matching network

Country Status (2)

Country Link
CN (1) CN113556092B (en)
WO (1) WO2023040201A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113556092B (en) * 2021-09-16 2021-12-31 深圳飞骧科技股份有限公司 Radio frequency power amplifier based on transformer matching network
CN114726325B (en) * 2022-03-10 2023-02-21 北京巨束科技有限公司 Stacking power amplifier, circuit board and electronic equipment
CN115765634A (en) * 2022-11-18 2023-03-07 北京无线电测量研究所 Power amplifying circuit
CN118073064B (en) * 2024-02-27 2024-08-16 至晟(临海)微电子技术有限公司 Radio frequency laminated transformer, output matching network and radio frequency power amplifier

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103095230A (en) * 2012-12-31 2013-05-08 东南大学 High-gain and high-power millimeter wave power amplifier
CN106533374A (en) * 2016-09-20 2017-03-22 锐迪科微电子(上海)有限公司 Multiband GSM radio-frequency power amplifier
US10110177B1 (en) * 2017-07-28 2018-10-23 Silicon Laboratories Inc. Programmable impedance control for a transformer
CN112953403A (en) * 2021-02-26 2021-06-11 中国电子科技集团公司第三十八研究所 Millimeter wave power amplifier based on CMOS (complementary Metal oxide semiconductor) process and power control method
CN113556092A (en) * 2021-09-16 2021-10-26 深圳飞骧科技股份有限公司 Radio frequency power amplifier based on transformer matching network

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109951165A (en) * 2019-03-25 2019-06-28 广东宽普科技股份有限公司 A kind of S-band signal power amplifying circuit
CN110324011A (en) * 2019-08-07 2019-10-11 青海民族大学 A kind of high-power enhancement mode field effect transistor power amplifier
CN110798158A (en) * 2019-09-20 2020-02-14 重庆桴之科科技发展有限公司 Radio frequency power amplifier for communication of Internet of vehicles
CN110601668B (en) * 2019-09-20 2024-03-08 重庆桴之科科技发展有限公司 High-efficiency power amplifier for Internet of vehicles communication
CN110719078A (en) * 2019-11-29 2020-01-21 成都多普勒科技有限公司 Millimeter wave power amplifier for automobile radar transceiver
CN110995180A (en) * 2019-12-31 2020-04-10 南京米乐为微电子科技有限公司 Ultra-wideband microwave millimeter wave differential power amplifier

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103095230A (en) * 2012-12-31 2013-05-08 东南大学 High-gain and high-power millimeter wave power amplifier
CN106533374A (en) * 2016-09-20 2017-03-22 锐迪科微电子(上海)有限公司 Multiband GSM radio-frequency power amplifier
US10110177B1 (en) * 2017-07-28 2018-10-23 Silicon Laboratories Inc. Programmable impedance control for a transformer
CN112953403A (en) * 2021-02-26 2021-06-11 中国电子科技集团公司第三十八研究所 Millimeter wave power amplifier based on CMOS (complementary Metal oxide semiconductor) process and power control method
CN113556092A (en) * 2021-09-16 2021-10-26 深圳飞骧科技股份有限公司 Radio frequency power amplifier based on transformer matching network

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
YI ZHAO ; JOHN R. LONG ; MARCO SPIRITO: "A 60GHz-band 20dBm power amplifier with 20% peak PAE", RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2011 IEEE, IEEE, 5 June 2011 (2011-06-05), pages 1 - 4, XP031998767, ISBN: 978-1-4244-8293-1, DOI: 10.1109/RFIC.2011.5940687 *

Also Published As

Publication number Publication date
CN113556092A (en) 2021-10-26
CN113556092B (en) 2021-12-31

Similar Documents

Publication Publication Date Title
WO2023040201A1 (en) Radio-frequency power amplifier based on transformer matching network
US7486141B2 (en) Wide bandwidth, high power amplifier
WO2023061091A1 (en) Radio frequency power amplifier for multi-path power synthesis and radio frequency front-end architecture
CN216162678U (en) Radio frequency power amplifier
WO2023045542A1 (en) Radio-frequency power amplifier and radio-frequency front-end architecture applied to 5g communication system
WO2023065843A1 (en) Transformer matching-based three-power synthesis radio frequency power amplifier
WO2023045543A1 (en) Three-stage power amplifier based on transformer matching, and radio frequency front-end architecture
CN110798158A (en) Radio frequency power amplifier for communication of Internet of vehicles
WO2024109421A1 (en) Radio-frequency power amplifier and electronic device
CN111030621A (en) Alternating current stacking power amplifier for wireless terminal
CN114785286A (en) Ultra-wideband passive down-conversion mixer
CN110719078A (en) Millimeter wave power amplifier for automobile radar transceiver
CN216162675U (en) Differential power amplifier
CN110932687A (en) Alternating current stacking power amplifier
CN112865717B (en) High-gain power amplifier based on self-adaptive linearization technology
CN210518232U (en) Millimeter wave power amplifier for automobile radar transceiver
CN210693872U (en) Millimeter wave voltage transformation coupling synthesis high-power amplifier
CN111030607B (en) Two-dimensional traveling wave high-gain broadband CMOS power amplifier
CN116614093A (en) Power amplifier and electronic equipment
CN210693863U (en) High-efficiency power amplifier based on enhancement transistor
CN110995183A (en) Self-adaptive linear heterojunction bipolar transistor power amplifier
CN110601668A (en) Efficient power amplifier for internet of vehicles communication
CN210431352U (en) High-power high-efficiency millimeter wave power amplifier
CN210745090U (en) High-gain high-efficiency high-power amplifier for Internet of vehicles
CN210724702U (en) Distributed active voltage transformation high-power amplifier

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22868581

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 22868581

Country of ref document: EP

Kind code of ref document: A1