CN114726325B - Stacking power amplifier, circuit board and electronic equipment - Google Patents
Stacking power amplifier, circuit board and electronic equipment Download PDFInfo
- Publication number
- CN114726325B CN114726325B CN202210232136.XA CN202210232136A CN114726325B CN 114726325 B CN114726325 B CN 114726325B CN 202210232136 A CN202210232136 A CN 202210232136A CN 114726325 B CN114726325 B CN 114726325B
- Authority
- CN
- China
- Prior art keywords
- transformer
- matching network
- input
- transistor
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/56—Modifications of input or output impedances, not otherwise provided for
- H03F1/565—Modifications of input or output impedances, not otherwise provided for using inductive elements
Abstract
The invention discloses a stacked power amplifier, a circuit board and electronic equipment, which comprise an input matching network, an amplifier module and an output matching network which are sequentially connected, wherein the input end of the input matching network is the input end of the stacked power amplifier, the first output end of the input matching network is connected with the first input end of the amplifier module, and the second output end of the input matching network is connected with the second input end of the amplifier module; the amplifier module comprises six stacked transistors, third ends of two transistors positioned at a first stage in the six transistors are respectively used as a first input end and a second input end of the amplifier module, a first output end of the amplifier module is connected with a first input end of the output matching network, and a second output end of the amplifier module is connected with a second input end of the output matching network; the output end of the output matching network is the output end of the stacked power amplifier; the input matching network comprises two transformers, and parasitic capacitance exists between the amplifier module and the input matching network.
Description
Technical Field
The invention relates to the technical field of power amplifiers, in particular to a stacked power amplifier, a circuit board and electronic equipment.
Background
As operating frequencies become higher and process nodes become smaller, the design of millimeter wave power amplifiers becomes challenging. Mainly the transistors have lower and lower operating voltages, which makes the design of high output power and high efficiency power amplifiers more and more difficult.
There are two common methods for increasing output power: the method I improves the output power through multi-path power synthesis; the second method raises the power supply voltage by stacking transistors to raise the output power.
The power supply voltage can be increased by multiple times by stacking the transistors on the basis of not changing the working voltage of the transistors, and the output power can be directly increased by multiple times under ideal conditions.
However, the design needs to solve the problem of voltage distribution of each stacked transistor, and needs to prevent a transistor from breakdown due to an excessive voltage applied to one transistor, so that the circuit fails. Referring to fig. 1, in the prior art, an inductor is connected in parallel to the drain of the transistor of the stacked amplifier module for phase adjustment, and as can be seen from fig. 2, the circuit structure formed occupies a larger area, thereby increasing the area of the chip and further increasing the cost of the chip.
Disclosure of Invention
In view of this, the present invention provides a stacked power amplifier, a circuit board and an electronic device, so as to effectively reduce the area of the stacked power amplifier and significantly improve the phase adjustment effect between the optimized power amplifier and the input matching network.
In a first aspect, the present invention provides a stacked power amplifier comprising: the input matching network, the amplifier module and the output matching network are connected in sequence, wherein the input end of the input matching network is the input end of the stacked power amplifier, the first output end of the input matching network is connected with the first input end of the amplifier module, and the second output end of the input matching network is connected with the second input end of the amplifier module; the input end of the stacked power amplifier is connected with an external input signal; the amplifier module comprises six stacked transistors, third ends of two transistors positioned at one level in the six transistors are respectively used as a first input end and a second input end of the amplifier module, a first output end of the amplifier module is connected with a first input end of the output matching network, and a second output end of the amplifier module is connected with a second input end of the output matching network; the output end of the output matching network is the output end of the stacked power amplifier; the input matching network comprises two transformers, and parasitic capacitance exists between the amplifier module and the input matching network.
Optionally, the input matching network of the stacked power amplifier provided by the present invention includes: the transformer comprises a first transformer T1 and a second transformer T2, wherein the first transformer T1 and the second transformer T2 are laminated step-up transformers; a first input end of the first transformer T1 is an input end of the input matching network, a second input end of the first transformer T1 is connected with a first input end of the second transformer T2 in series, a first output end of the first transformer T1 is a first output end of the input matching network, and a second output end of the first transformer T1 is connected with a first output end of the second transformer T2 in series; a second input end of the second transformer T2 is grounded, and a second output end of the second transformer T2 is a second output end of the input matching network; a first parasitic capacitor exists between the primary coil and the secondary coil of the first transformer T1; a second parasitic capacitance exists between the primary coil and the secondary coil of the second transformer T2.
Optionally, in the stacked power amplifier provided by the present invention, the amplifier module includes: a first end of the first transistor Q1 is electrically connected with the first inductor L1, a second end of the first transistor Q1 is grounded, and a third end of the first transistor Q1 is used as a first input end of the power amplification module; the first inductor L1 is connected with a first power supply; a first end of the second transistor Q2 is electrically connected to the second inductor L2, a second end thereof is grounded, and a third end thereof is used as a second input end of the power amplification module; the second inductor L2 is connected with a first power supply; a third transistor Q3 having a first terminal connected to the second power supply, a second terminal electrically connected to the third terminal of the first transistor Q1, and a third terminal electrically connected to the fifth transistor Q5; a fourth transistor Q4 having a first terminal connected to the second power supply, a second terminal electrically connected to the third terminal of the second transistor Q2, and a third terminal electrically connected to the sixth transistor Q6; a fifth transistor Q5 having a first terminal connected to the third power supply, a second terminal electrically connected to the third terminal of the third transistor Q3, and a third terminal serving as the first output terminal of the power amplification module; a first terminal of the sixth transistor Q6 is connected to the third power supply, a second terminal thereof is electrically connected to a third terminal of the fourth transistor Q4, and the third terminal thereof serves as a second output terminal of the power amplification module.
Optionally, in the stacked power amplifier provided by the present invention, a third parasitic capacitor exists between the first inductor L1 and the secondary coil of the first transformer T1 in the input matching network; a fourth parasitic capacitance exists between the second inductor L2 and the secondary winding of the second transformer T2.
Optionally, in the stacked power amplifier provided by the present invention, a fifth parasitic capacitor exists between the first inductor L1 and the primary coil of the first transformer T1 in the input matching network; a sixth parasitic capacitance exists between the second inductor L2 and the primary coil of the second transformer T2.
Optionally, the output matching network of the stacked power amplifier provided by the present invention includes: a third transformer T3 and a fourth transformer T4; a first input end of the third transformer T3 is a first input end of the output matching network, a second input end of the third transformer T3 is connected with the fourth power supply, a first output end of the third transformer T3 is an output end of the output matching network, and a second output end of the third transformer T3 is connected with a first output end of the fourth transformer T4; a first input terminal of the fourth transformer T4 is connected to the fourth power supply, a second input terminal of the fourth transformer T4 is a first input terminal of the output matching network, and a second output terminal of the fourth transformer T4 is grounded.
In a second aspect, the invention also provides a circuit board comprising a stacked power amplifier of any one of the aspects provided by the invention.
In a third aspect, the invention further provides an electronic device, which includes the circuit board provided by the invention.
The invention has the following beneficial effects:
the invention provides a stacked power amplifier, which comprises an input matching network, an amplifier module and an output matching network which are sequentially connected, wherein the input end of the input matching network is the input end of the stacked power amplifier, the first output end of the input matching network is connected with the first input end of the amplifier module, and the second output end of the input matching network is connected with the second input end of the amplifier module; the input end of the stacked power amplifier is connected with an external input signal; the amplifier module comprises six stacked transistors, third ends of two transistors positioned at the first stage in the six transistors are respectively used as a first input end and a second input end of the amplifier module, a first output end of the amplifier module is connected with a first input end of the output matching network, and a second output end of the amplifier module is connected with a second input end of the output matching network; the output end of the output matching network is the output end of the stacked power amplifier; the input matching network comprises two transformers, and parasitic capacitance exists between the amplifier module and the input matching network. Compared with the prior art, the invention mainly integrates the inductors in parallel connection with the two transistors positioned at the first stage in the amplifier module into the input matching network to form two transformers, thereby reducing the occupied area of the inductors in parallel connection around the two transistors, further reducing the occupied area of a chip, and simultaneously carrying out phase adjustment through the parasitic capacitance between the amplifier module and the input matching network and the parasitic capacitance of the transformers, thereby optimizing the phase adjustment effect between the power amplifier and the input matching network.
Drawings
FIG. 1 is a schematic diagram of a stacked power amplifier according to the prior art;
FIG. 2 is a schematic layout diagram of a stacked power amplifier in the prior art;
fig. 3 is a schematic structural diagram of a stacked power amplifier according to an embodiment of the present invention;
fig. 4 is a layout diagram of a stacked power amplifier according to an embodiment of the present invention;
fig. 5 is a schematic structural diagram of a transformer coil according to an embodiment of the present invention;
fig. 6 is a second schematic structural diagram of a transformer coil according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention will be described in further detail with reference to the accompanying drawings, and it is apparent that the described embodiments are only a part of the embodiments of the present invention, not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The stacked power amplifier provided by the embodiment of the invention abandons the mode of connecting inductors in parallel at the periphery of a core circuit in the phase adjusting network of the traditional stacked power amplifier, integrates the phase adjusting inductors into an input matching network, and simultaneously adjusts the phase by utilizing the coupling between the phase adjusting inductors and the input matching network.
The stacked amplifier provided by the invention is explained in the following with reference to the accompanying drawings.
Referring to fig. 1, the present invention provides a stacked power amplifier 100 comprising: an input matching network 10, an amplifier module 20 and an output matching network 30 connected in series.
Wherein, the input end of the input matching network 10 is the input end of the stacked power amplifier 100; a first output end of the input matching network 10 is connected to a first input end of the amplifier module 20, and a second output end of the input matching network 10 is connected to a second input end of the amplifier module 20; the input end of the stacked power amplifier 100 is connected to an external input signal, that is, the input end of the stacked power amplifier 100 is connected to the single-ended radio frequency signal RFIN;
the amplifier module 20 includes six stacked transistors (a first transistor Q1 to a sixth transistor Q6 in fig. 3), and third ends of two transistors located at a first stage among the six transistors are respectively used as a first input end and a second input end of the amplifier module 20, a first output end of the amplifier module 20 is connected with a first input end of the output matching network 30, and a second output end of the amplifier module 20 is connected with a second input end of the output matching network 30;
the output end of the output matching network 30 is the output end RFOUT of the stacked power amplifier 100;
wherein the input matching network 10 includes two transformers (a first transformer T1 and a second transformer T2 in fig. 3), a parasitic capacitance exists between the amplifier module 20 and the input matching network 10.
There is a parasitic capacitance between the amplifier module 20 and the input matching network 10, including: the capacitance between the primary coil and the secondary coil of the transformer, the inductance in the amplifier module and the capacitance existing in the primary coil and the secondary coil in the transformer. Each of the modules will be described in detail below in the description.
The invention provides a stacked power amplifier, which comprises an input matching network, an amplifier module and an output matching network which are sequentially connected, wherein the input end of the input matching network is the input end of the stacked power amplifier, the first output end of the input matching network is connected with the first input end of the amplifier module, and the second output end of the input matching network is connected with the second input end of the amplifier module; the input end of the stacked power amplifier is connected with an external input signal; the amplifier module comprises six stacked transistors, third ends of two transistors positioned at the first stage in the six transistors are respectively used as a first input end and a second input end of the amplifier module, a first output end of the amplifier module is connected with a first input end of the output matching network, and a second output end of the amplifier module is connected with a second input end of the output matching network; the output end of the output matching network is the output end of the stacked power amplifier; the input matching network comprises two transformers, and parasitic capacitance exists between the amplifier module and the input matching network. Therefore, compared with the prior art, the invention mainly integrates the inductors in parallel connection of the two transistors positioned at the first stage in the amplifier module into the input matching network to form two transformers, thereby reducing the occupied area of the inductors in parallel connection around the two transistors, further reducing the occupied area of a chip, and simultaneously carrying out phase adjustment through the parasitic capacitance between the amplifier module and the input matching network and the parasitic capacitance of the transformers, thereby optimizing the phase adjustment effect between the power amplifier and the input matching network.
In some embodiments, the present invention provides the above stacked power amplifier, wherein the input matching network 10 comprises: the transformer comprises a first transformer T1 and a second transformer T2, wherein the first transformer T1 and the second transformer T2 are laminated step-up transformers;
a first input end of the first transformer T1 is an input end of the input matching network 10, a second input end of the first transformer T1 is connected in series with a first input end of the second transformer T2, a first output end of the first transformer T1 is a first output end of the input matching network 10, and a second output end of the first transformer T1 is connected in series with a first output end of the second transformer T2;
a second input end of the second transformer T2 is grounded GND, and a second output end of the second transformer T2 is a second output end of the input matching network 10;
a first parasitic capacitor is formed between a primary coil and a secondary coil of the first transformer T1, and the turn ratio of the primary coil to the secondary coil is 2:1; a second parasitic capacitor is formed between the primary coil and the secondary coil of the second transformer T2; the turn ratio of the primary coil to the secondary coil is 2:1.
specifically, in the invention, the drain of the first-stage transistor in the amplifier module is respectively connected with the secondary coils of the first transformer T1 and the second transformer T2, so that the first-stage transistor is shunted by adopting the inductor in the transformer, and the inductor is further integrated in the input matching network, thereby centralizing the circuit layout and reducing the layout area of the circuit.
In some embodiments, the present invention provides the above stacked power amplifier, wherein the amplifier module comprises: a first terminal of the first transistor Q1 is electrically connected to the first inductor L1, a second terminal thereof is grounded GND, and a third terminal thereof serves as a first input terminal of the power amplification module 20; the first inductor L1 is connected with a first power source VG 1; a first end of the second transistor Q2 is electrically connected to the second inductor L2, a second end thereof is grounded GND, and a third end thereof serves as a second input end of the power amplification module 20; the second inductor L2 is connected with a first power source VG 1; a third transistor Q3 having a first terminal connected to the second power source VG2, a second terminal electrically connected to the third terminal of the first transistor Q1, and a third terminal electrically connected to the fifth transistor Q5; a fourth transistor Q4 having a first terminal connected to the second power source VG2, a second terminal electrically connected to the third terminal of the second transistor Q2, and a third terminal electrically connected to the sixth transistor Q6; a fifth transistor Q5 having a first terminal connected to the third power source VG3, a second terminal electrically connected to the third terminal of the third transistor Q3, and a third terminal serving as the first output terminal of the power amplification module 20; a first terminal of the sixth transistor Q6 is connected to the third power source VG3, a second terminal thereof is electrically connected to a third terminal of the fourth transistor Q4, and the third terminal thereof serves as a second output terminal of the power amplification module 20.
In a specific embodiment, a gate of the first transistor Q1 is connected in series with the first inductor L1 and then electrically connected to the first power source VG1, a source of the first transistor Q1 is grounded, and a drain of the first transistor Q1 is electrically connected to the first output terminal of the input matching network 10, that is, connected to the first output terminal of the first transformer T1; the grid electrode of the third transistor Q3 is connected with the second power source VG2, the source electrode of the third transistor Q3 is connected with the drain electrode of the first transistor Q1, and meanwhile, the third transistor Q3 is electrically connected with the first output end of the input matching network 10; the gate of the fifth transistor Q5 is connected to the third power source VG3, the source of the fifth transistor Q5 is connected to the drain of the third transistor Q3, the drain of the fifth transistor Q5 serves as the first output terminal of the amplifier module 20, and the drain of the fifth transistor Q5 is connected to the third transformer T3 of the output matching network 30. Similarly, the gate of the second transistor Q2 is connected in series with the second inductor L2 and then electrically connected to the first power source VG1, the source of the second transistor Q1 is grounded GND, and the drain of the second transistor Q1 is electrically connected to the second output terminal of the input matching network 10, that is, to the second output terminal of the second transformer T2; the grid electrode of the fourth transistor Q4 is connected with a second power supply VG2, and the source electrode of the fourth transistor Q4 is connected with the drain electrode of the second transistor Q2 and is also electrically connected with the second output end of the input matching network 10; the gate of the sixth transistor Q6 is connected to the third power source VG3, the source of the sixth transistor Q6 is connected to the drain of the fourth transistor Q4, the drain of the sixth transistor Q6 serves as the first output terminal of the amplifier module 20, and the drain of the sixth transistor Q6 is connected to the fourth transformer T4 of the output matching network 30.
Specifically, VG1, VG2, VG3, and VDD are set according to the amplification, cut-off, and saturation states of the transistors in order to realize the power amplification function. After an external signal is input into the amplifier module through the input matching network, the parasitic capacitance of the transistor is eliminated through the resonance effect of the inductors connected in parallel to the first transistor Q1 and the second transistor Q2, and the signal is output to the output matching network for output through the current amplification effect of the three-level transistor, so that the amplification effect of the signal is realized. The respective power supply voltages are set to VG1=0.3v, vg2=1.2v, vg3=2.1v, vdd =2.7v depending on the amplification action of the transistors and the bias voltage property. And aiming at each transistor, if the drain voltage is greater than the grid voltage and greater than the source voltage, the transistors are in an amplification state.
In some embodiments, the stacked power amplifier provided by the present invention, a third parasitic capacitance exists between the first inductor L1 and the secondary winding of the first transformer T1 in the input matching network 10; a fourth parasitic capacitance exists between the second inductor L2 and the secondary winding of the second transformer T2.
In some embodiments, the stacked power amplifier provided in the present invention, a fifth parasitic capacitance exists between the first inductor L1 and the primary winding of the first transformer T1 in the input matching network 10; a sixth parasitic capacitance exists between the second inductor L2 and the primary winding of the second transformer T2.
Specifically, the first inductor L1 is used for adjusting the phase of the input signal of the first transistor Q1, and the second inductor L2 is used for adjusting the phase of the input signal of the second transistor Q2. A secondary coil in the first transformer T1 is connected with a drain electrode of the first transistor Q1 in parallel and is used for resonating the parasitic capacitance of the first transistor Q1; the secondary winding of the second transformer T2 is connected in parallel to the drain of the second transistor Q2 for resonating the parasitic capacitance of the second transistor Q2. According to the invention, the influence between the parasitic capacitances is eliminated through the first parasitic capacitance and the third and fifth parasitic capacitances generated between the first inductor L1 and the first transformer T1.
In some embodiments, the present invention provides the above stacked power amplifier, wherein the output matching network 30 comprises: a third transformer T3 and a fourth transformer T4; a first input end of the third transformer T3 is a first input end of the output matching network 30, a second input end of the third transformer T3 is connected with the fourth power supply VDD, a first output end of the third transformer T3 is an output end of the output matching network 30, and a second output end of the third transformer T3 is connected with a first output end of the fourth transformer T4; a first input terminal of the fourth transformer T4 is connected to the fourth power supply VDD, a second input terminal of the fourth transformer T4 is a first input terminal of the output matching network 30, and a second output terminal of the fourth transformer T4 is grounded GND.
It should be noted that, in the embodiment of the present invention, only an N-type transistor is used as an example for description, and a transistor in the amplifier module may also be a P-type transistor, or a mixture of an N-type transistor and a P-type transistor, which is not specifically limited herein.
Therefore, the inductor connected with the drain electrode in parallel is integrated into the input matching network to form the transformer in the input matching network, so that the layout area occupied by the inductor connected with the periphery of the circuit in parallel is saved. Specifically, referring to fig. 4, compared with the layout of fig. 2, about 30% of the chip area is saved, thereby reducing the chip cost.
In some embodiments, in order to further reduce the layout area occupied by the power amplifier, the stacked power amplifier provided by the present invention has a long and narrow coil for each of the secondary coils of the first transformer and the second transformer. In a specific embodiment, referring to fig. 5, the coils (secondary coils of the first transformer and the second transformer) connected in parallel with the drain have an inner diameter length L =56um, a width W =9um, a coil width D =3um, and a distance S =2um between the two coils.
In some embodiments, the stacked power amplifier provided by the present invention may be designed using 45nm SOI technology with a center frequency of 28 GHz.
In addition, for further describing a specific connection manner of the inductor connected in parallel with the drain in the stacked power amplifier provided by the embodiment of the invention, referring to fig. 6, located on the substrate from top to bottom are a first wire layer S1, a first insulating layer (not shown in fig. 6), a second wire layer S2, a second insulating layer (not shown in fig. 6), and three metal layers (not shown in fig. 6) insulated from each other and located below the second insulating layer. The second conductive line layer S2 may be a primary coil and a secondary coil in the first transformer T1 and the second transformer T2, and two conductive lines of the second conductive line layer S2 are electrically connected at a portion having an overlapping intersection through the through hole V in the first insulating layer and the first conductive line layer S1. Meanwhile, the first conductive line layer S1 further includes a conductive line layer for electrically connecting to an input signal and a transistor.
Based on the same inventive concept, the invention also provides a circuit board, which comprises a substrate and the stacked power amplifier provided by the embodiment of the invention on the substrate.
Based on the same inventive concept, the invention also provides electronic equipment comprising the circuit board provided by the embodiment of the invention.
In summary, in order to solve the problem that the parasitic capacitance of each stacked transistor causes asymmetric drain-source voltage phase distribution and thus causes the efficiency and the saturated output power of the power amplifier to decrease, in the present invention, a shunt inductor is connected in parallel to the drain of the first-stage transistor (the first transistor Q1 and the second transistor Q2) of the amplifier module, so that the shunt inductor is integrated into the input matching network to form a transformer, so as to resonate out the influence caused by the parasitic capacitance; in addition, in order to ensure the compactness of the whole input matching network, the input matching network adopts a transformer form to carry out input impedance matching on the amplifier module, and can evaluate the 50 ohm impedance of the antenna end and the input impedance of the amplifier module so as to determine the number of turns of the inductor, thereby avoiding reducing the area of a chip and reducing the inductance value. Thirdly, in order to ensure that the chip area is not additionally increased while the shunt inductor (the secondary coils in the first transformer and the second transformer) is introduced, the shunt inductor is designed into a long and narrow inductor to be integrated into the input matching network, and the phase is compensated by using the weak coupling between the input matching network and the phase adjusting inductor (the first inductor L1 and the second inductor L2).
It will be apparent to those skilled in the art that various changes and modifications may be made in the present invention without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalents, the present invention is also intended to include such modifications and variations.
Claims (8)
1. A stacked power amplifier, the stacked power amplifier comprising: an input matching network, an amplifier module and an output matching network connected in sequence, wherein,
the input end of the input matching network is the input end of the stacked power amplifier, the first output end of the input matching network is connected with the first input end of the amplifier module, and the second output end of the input matching network is connected with the second input end of the amplifier module; the input end of the stacked power amplifier is connected with an external input signal;
the amplifier module comprises six stacked transistors, the drain electrodes of two transistors positioned at the first stage in the six transistors are respectively used as a first input end and a second input end of the amplifier module, the first output end of the amplifier module is connected with the first input end of the output matching network, and the second output end of the amplifier module is connected with the second input end of the output matching network;
the output end of the output matching network is the output end of the stacked power amplifier;
the input matching network comprises two transformers, and parasitic capacitance exists between the amplifier module and the input matching network;
two transistors positioned at the first stage in the amplifier module are respectively connected with shunt inductors in parallel, and the shunt inductors are integrated in the input matching network to form the two transformers.
2. The stacked power amplifier of claim 1, wherein the input matching network comprises: the transformer comprises a first transformer T1 and a second transformer T2, wherein the first transformer T1 and the second transformer T2 are laminated step-up transformers;
a first input end of the first transformer T1 is an input end of the input matching network, a second input end of the first transformer T1 is connected in series with a first input end of the second transformer T2, a first output end of the first transformer T1 is a first output end of the input matching network, and a second output end of the first transformer T1 is connected in series with a first output end of the second transformer T2;
a second input end of the second transformer T2 is grounded, and a second output end of the second transformer T2 is a second output end of the input matching network;
wherein a first parasitic capacitance exists between the primary coil and the secondary coil of the first transformer T1;
a second parasitic capacitance exists between the primary coil and the secondary coil of the second transformer T2.
3. The stacked power amplifier of claim 2, wherein the amplifier module comprises:
a first transistor Q1, a gate of which is electrically connected to the first inductor L1, a source of which is grounded, and a drain of which serves as a first input terminal of the amplifier module; the first inductor L1 is connected with a first power supply;
a second transistor Q2, a gate of which is electrically connected to the second inductor L2, a source of which is grounded, and a drain of which serves as a second input terminal of the amplifier module; the second inductor L2 is connected with the first power supply;
a third transistor Q3 having a gate connected to a second power supply, a source electrically connected to the drain of the first transistor Q1, and a drain of the third transistor Q3 electrically connected to a fifth transistor Q5;
a fourth transistor Q4 having a gate connected to the second power supply, a source electrically connected to the drain of the second transistor Q2, and a drain of the fourth transistor Q4 electrically connected to a sixth transistor Q6;
a fifth transistor Q5 having a gate connected to a third power supply, a source electrically connected to the drain of the third transistor Q3, and a drain of the fifth transistor Q5 serving as a first output terminal of the amplifier module;
a sixth transistor Q6 having a gate connected to the third power supply, a source electrically connected to the drain of the fourth transistor Q4, and a drain of the sixth transistor Q6 serving as a second output terminal of the amplifier module.
4. The stacked power amplifier of claim 3, wherein the first inductance L1 presents a third parasitic capacitance with the secondary winding of the first transformer T1 in the input matching network;
a fourth parasitic capacitance exists between the second inductor L2 and the secondary coil in the second transformer T2.
5. The stacked power amplifier of claim 4, wherein the first inductance L1 presents a fifth parasitic capacitance with the primary winding of the first transformer T1 in the input matching network;
a sixth parasitic capacitance exists between the second inductor L2 and the primary coil of the second transformer T2.
6. The stacked power amplifier of claim 5, wherein the output matching network comprises: a third transformer T3 and a fourth transformer T4;
a first input end of a third transformer T3 is a first input end of the output matching network, a second input end of the third transformer T3 is connected to a fourth power supply, a first output end of the third transformer T3 is an output end of the output matching network, and a second output end of the third transformer T3 is connected to a first output end of the fourth transformer T4;
a first input end of the fourth transformer T4 is connected to the fourth power supply, a second input end of the fourth transformer T4 is a first input end of the output matching network, and a second output end of the fourth transformer T4 is grounded.
7. A circuit board comprising the stacked power amplifier of any one of claims 1-6.
8. An electronic device comprising the circuit board of claim 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210232136.XA CN114726325B (en) | 2022-03-10 | 2022-03-10 | Stacking power amplifier, circuit board and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210232136.XA CN114726325B (en) | 2022-03-10 | 2022-03-10 | Stacking power amplifier, circuit board and electronic equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114726325A CN114726325A (en) | 2022-07-08 |
| CN114726325B true CN114726325B (en) | 2023-02-21 |
Family
ID=82236959
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210232136.XA Active CN114726325B (en) | 2022-03-10 | 2022-03-10 | Stacking power amplifier, circuit board and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114726325B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117674741A (en) * | 2022-08-29 | 2024-03-08 | 深圳市中兴微电子技术有限公司 | Power amplifier, power amplifier assembly and signal processing device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106487342A (en) * | 2016-10-24 | 2017-03-08 | 成都嘉纳海威科技有限责任公司 | A kind of matrix power amplifier based on transistor stack structure |
| CN111030621A (en) * | 2019-12-24 | 2020-04-17 | 青海民族大学 | Alternating current stacking power amplifier for wireless terminal |
| CN113556092A (en) * | 2021-09-16 | 2021-10-26 | 深圳飞骧科技股份有限公司 | Radio frequency power amplifier based on transformer matching network |
-
2022
- 2022-03-10 CN CN202210232136.XA patent/CN114726325B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106487342A (en) * | 2016-10-24 | 2017-03-08 | 成都嘉纳海威科技有限责任公司 | A kind of matrix power amplifier based on transistor stack structure |
| CN111030621A (en) * | 2019-12-24 | 2020-04-17 | 青海民族大学 | Alternating current stacking power amplifier for wireless terminal |
| CN113556092A (en) * | 2021-09-16 | 2021-10-26 | 深圳飞骧科技股份有限公司 | Radio frequency power amplifier based on transformer matching network |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114726325A (en) | 2022-07-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7315212B2 (en) | Circuits and methods for implementing transformer-coupled amplifiers at millimeter wave frequencies | |
| US7372336B2 (en) | Small-sized on-chip CMOS power amplifier having improved efficiency | |
| CN103367336B (en) | The power line filter of multidimensional integrated circuit | |
| US9082543B2 (en) | Inductor | |
| TWI682410B (en) | Amplifier circuit | |
| CN104378074A (en) | Combiner circuit for a class-E outphasing power amplifier | |
| CN114726325B (en) | Stacking power amplifier, circuit board and electronic equipment | |
| TWI404085B (en) | Transformer and structure thereof and power amplifier | |
| KR101126411B1 (en) | Fully Integrated Efficiency Enhanced Small Form Factor CMOS Power Amplifier | |
| CN114826175A (en) | Power amplifying circuit | |
| US11528012B2 (en) | Active balun circuit, power amplifier circuit, and power amplifier module | |
| KR20200089134A (en) | Inductor and manufacturing method thereof | |
| US8421577B2 (en) | Planar inductive unit and an electronic device comprising a planar inductive unit | |
| CN106470014A (en) | Having harmonic wave prevents the output impedance matching networks of circuit | |
| CN101685704B (en) | Transformer and structure thereof as well as power amplifier | |
| US20100026389A1 (en) | Dual mode power amplifier output network | |
| KR101520282B1 (en) | Integrated circuit of low noise amplifier | |
| TWI741782B (en) | High frequency amplifier | |
| Park et al. | CMOS class-E power amplifier (1.8-GHz) with an additional thin-film technology | |
| CN115882798B (en) | Push-pull structure radio frequency power amplifier and radio frequency chip | |
| Al Khoury et al. | Tunable LNA filter design using coupled-inductor Q-enhancement | |
| US20230125874A1 (en) | Power amplifiers | |
| CN112838859A (en) | Inductance-capacitance oscillator and common mode resonant cavity | |
| KR20150096189A (en) | Semiconductor package for high power transistor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |