WO2023032407A1 - Circuit redresseur, et dispositif à semi-conducteurs et dispositif d'alimentation électrique correspondants - Google Patents

Circuit redresseur, et dispositif à semi-conducteurs et dispositif d'alimentation électrique correspondants Download PDF

Info

Publication number
WO2023032407A1
WO2023032407A1 PCT/JP2022/023631 JP2022023631W WO2023032407A1 WO 2023032407 A1 WO2023032407 A1 WO 2023032407A1 JP 2022023631 W JP2022023631 W JP 2022023631W WO 2023032407 A1 WO2023032407 A1 WO 2023032407A1
Authority
WO
WIPO (PCT)
Prior art keywords
mosfet
rectifier circuit
voltage
drain
rectifier
Prior art date
Application number
PCT/JP2022/023631
Other languages
English (en)
Japanese (ja)
Inventor
明寛 三輪
浩幸 庄司
順一 坂野
智之 内海
孝裕 樋口
Original Assignee
株式会社日立パワーデバイス
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社日立パワーデバイス filed Critical 株式会社日立パワーデバイス
Publication of WO2023032407A1 publication Critical patent/WO2023032407A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/06—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes without control electrode or semiconductor devices without control electrode
    • H02M7/10—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes without control electrode or semiconductor devices without control electrode arranged for operation in series, e.g. for multiplication of voltage
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • the present invention relates to a rectifier circuit, and a semiconductor device and a power supply device using the rectifier circuit.
  • Diode rectifier circuits and synchronous rectifier circuits that use MOSFETs are used as rectifier circuits that are used in power supply devices and convert alternating current into direct current.
  • a synchronous rectifier circuit has low power loss because a MOSFET does not have a built-in potential like a diode and a forward current rises from 0V. Therefore, synchronous rectification circuits are used in power supply devices that require low loss, such as front-end power supplies.
  • Patent Document 1 and Patent Document 2 are known as conventional technologies related to synchronous rectification circuits.
  • a rectifier circuit based on the technology described in Patent Document 1 is composed of a control circuit having a comparator and a gate driver, a capacitor for supplying power to the control circuit, and a MOSFET.
  • the control circuit turns the MOSFET on and off by means of the gate driver according to the drain-source voltage of the MOSFET detected by the comparator.
  • the capacitor is charged by the drain-source voltage of the MOSFET when the MOSFET is off.
  • a normally-off enhancement-type low-voltage transistor Q1 and a normally-on depression-type high-voltage transistor Q2 are connected in series between an anode (A) and a cathode (K).
  • a low voltage transistor Q1 is turned on and off by the output of the comparator.
  • the comparator receives the source voltage of Q1 connected to the anode and the source voltage of the depletion type high voltage transistor Q3 connected to the cathode together with Q2.
  • a capacitor serving as a power source for the comparator is connected between the anode and the cathode via a high voltage transistor Q3, and is charged by the voltage between the anode and the cathode when Q1 is turned off.
  • a rectifier circuit according to the technology described in Patent Document 2 operates as a rectifying element having an anode and a cathode, like a diode.
  • JP 2015-116053 A Japanese Unexamined Patent Application Publication No. 2011-151788
  • Patent Document 1 if a high-voltage MOSFET is used to increase the voltage resistance of the rectifier circuit, the control circuit and capacitors also need to be increased in voltage. Further, when using a semiconductor switching element to control the input voltage to the comparator and the charging voltage of the capacitor to the voltage level of the comparator and the capacitor, a high withstand voltage semiconductor switching element is required. Therefore, increasing the withstand voltage of the rectifier circuit increases the power loss of the rectifier circuit.
  • the low withstand voltage transistor Q1 and the high withstand voltage transistor Q2 are connected in series, thereby increasing the withstand voltage of the rectifier circuit.
  • the high voltage transistor Q3 is used to control the input voltage to the comparator and the charging voltage of the capacitor, power loss in the rectifier circuit increases.
  • the present invention provides a rectifier circuit capable of increasing the withstand voltage while suppressing an increase in power loss, as well as a semiconductor device and a power supply device using this rectifier circuit.
  • the rectifier circuit allows a current to flow in one direction, and includes a first enhancement-type MOSFET, and a first MOSFET connected in series to the first MOSFET.
  • an enhancement-type second MOSFET with a low withstand voltage a control circuit that rectifies both the first MOSFET and the second MOSFET, a power supply to the control circuit, and a drain-source voltage in the second MOSFET and a capacitor charged by
  • a semiconductor device includes a rectifier circuit and a semiconductor package containing the rectifier circuit, and the rectifier circuit is the rectifier circuit according to the present invention.
  • a semiconductor device includes a bridge rectifier circuit including a plurality of rectifier circuits, and a semiconductor package containing the bridge rectifier circuits. Each is a rectifier circuit according to the invention as described above.
  • a power supply device has a rectifier circuit section, and the rectifier circuit section includes the rectifier circuit according to the present invention.
  • the present invention it is possible to increase the withstand voltage of the rectifier circuit while suppressing an increase in power loss. As a result, the power loss of a semiconductor device having a rectifier circuit or a power supply device having a rectifier circuit section can be reduced.
  • FIG. 1 is a circuit diagram showing the configuration of a rectifier circuit that is Example 1.
  • FIG. FIG. 10 is a circuit diagram showing the configuration of a rectifier circuit that is Example 2;
  • FIG. 11 is a circuit diagram showing the configuration of a rectifier circuit that is Example 3;
  • FIG. 10 is a current/voltage waveform diagram showing the operation of the rectifier circuit of Example 4;
  • FIG. 11 is a configuration diagram of a semiconductor device that is Example 5;
  • FIG. 11 is a configuration diagram of a semiconductor device that is Example 6;
  • FIG. 11 is a circuit diagram showing the configuration of a power supply device that is Embodiment 7;
  • FIG. 3 is a circuit diagram showing the configuration of a rectifier circuit as a first comparative example;
  • FIG. 5 is a circuit diagram showing the configuration of a rectifier circuit that is a second comparative example;
  • FIG. 1 is a circuit diagram showing the configuration of a rectifier circuit that is Embodiment 1 of the present invention.
  • the rectifier circuit of the first embodiment includes a MOSFET QH1 with a high withstand voltage (for example, several hundred V or more) connected in series between a first terminal T1 and a second terminal T2, and a MOSFET QH1 It consists of a MOSFET QL1 with a lower withstand voltage, a control circuit 1, a diode D1, and a capacitor C1.
  • the source of the MOSFET QL1 and the drain of the MOSFET QH1 are connected to the first terminal T1 and the second terminal T2, respectively.
  • the drain of QL1 and the source of QH1 are connected together to form a series connection point.
  • the rectified current (I S ) flows in the direction from T1 to T2 in the series connection of QH1 and QL1, and does not flow in the direction from T2 to T1.
  • MOSFET QL1 and MOSFET QH1 are enhancement-type n-channel MOSFETs.
  • the control circuit 1 comprises a comparator COMP1 and a gate driver GD1.
  • Comparator COMP1 compares the drain-source voltage V QL1DS of MOSFET QL1 with a predetermined threshold.
  • the gate driver GD1 generates a control signal for controlling ON/OFF of the MOSFET QL1 and MOSFET QH1 based on the comparison result of the comparator COMP1. That is, MOSFET QL1 and MOSFET QH1 are turned on and off simultaneously by the same gate driver GD1.
  • Capacitor C1 supplies power to comparator COMP1 and gate driver GD1.
  • the MOSFET QL1 When the MOSFET QL1 is off, the positive voltage of the voltage V QL1DS applied across the drain-source of the MOSFET QL1 causes a flow from the drain terminal of the MOSFET QL1 to the source terminal via the capacitor C1 and the anti-backflow diode D1. The current charges the capacitor C1.
  • the drain-source voltage V QL1DS of the MOSFET QL1 is obtained by changing the voltage applied between the first terminal T1 and the second terminal T2 by the circuit section consisting of the MOSFET QL1, the MOSFET QH1 and the capacitor C1 It is the voltage to be divided.
  • the magnitude of V QL1DS is mainly determined by the ratio of the drain-source parasitic capacitance of MOSFET QH1, the drain-source parasitic capacitance of MOSFET QL1, and the capacitance of capacitor C1. Therefore, the voltage applied to the capacitor and the The detection voltage (input voltage) of the comparator can be set to a desired voltage level that is lower than the withstand voltage of the series connection of QH1 and QL1 and suitable for the capacitor and comparator.
  • MOSFETs QH1 and QL1 After MOSFETs QH1 and QL1 turn on, a rectified current (I S ) flows through each channel of MOSFETs QH1 and QL1. At this time, the drain-source voltage (V QL1DS ) of the MOSFET QL1 is expressed by the product of the ON resistance of the MOSFET QL1 and I S . For the same IS , the voltage drop across the on-resistance of the MOSFET is smaller than the on-voltage of the body diode, resulting in a low loss rectifier circuit.
  • V QL1DS negative value
  • V TH1 threshold
  • comparator COMP1 the output of comparator COMP1 transitions from high to low.
  • gate driver GD1 outputs an off-gate signal to each gate of MOSFETs QH1 and QL1. This causes the gate-source voltage of MOSFET QH1 (V QH1GS ) and the gate-source voltage of MOSFET QL1 (V QL1GS ) to decrease, thus turning off MOSFETs QH1 and QL1.
  • MOSFET QH1 and QL1 After MOSFETs QH1 and QL1 turn off, the drain-to-source voltage of MOSFET QL1 (V QL1DS (positive value)) divided by the circuit portion consisting of the respective drain-to-source capacitances of MOSFETs QH1 and QL1 and capacitor C1 , C1 are charged again.
  • V QL1DS positive value
  • Example 1 Synchronous rectification by turning on/off the MOSFET is applied in each of the comparative examples.
  • FIG. 8 is a circuit diagram showing the configuration of a rectifier circuit as a first comparative example.
  • one MOSFET is used in the same manner as the technique of Patent Document 1 described above.
  • the high-voltage MOSFET QH1 is turned on and off, and the rectified current flows through the high-voltage MOSFET QH1.
  • the detection voltage of the capacitor C1 is controlled to a desired level by the high voltage MOSFET QH2, and the detection voltage input to the comparator COMP1 is controlled to a desired level by the high voltage MOSFET QH3. controlled. Note that the detection voltage input to the comparator COMP1 is suppressed below the differential input voltage of the comparator COMP1.
  • a capacitor C2 is connected in series with the high voltage MOSFET QH2, and this capacitor C2 is connected to the input of the comparator COMP1.
  • a series circuit of a Zener diode ZD1 and a resistor R3 is connected between the first terminal T1 and the second terminal T2 in order to generate a gate drive voltage for the high voltage MOSFET QH3.
  • FIG. 9 is a circuit diagram showing the configuration of a rectifier circuit that is a second comparative example.
  • an enhancement-type low-voltage MOSFET QL1 and a depletion-type high-voltage MOSFET QH1 are connected in series, and a rectified current flows through the low-voltage MOSFET QL1 and the high-voltage MOSFET QH1.
  • the low voltage MOSFET QL1 is turned on/off, and the high voltage MOSFET QH1 increases the voltage of the rectifier circuit.
  • the voltage of the capacitor C1 and the detection voltage of the comparator COMP1 are controlled to desired levels by the depletion type high voltage MOSFET QH2.
  • QH1 and QH2 operate as normally-on switching elements.
  • the number of high voltage MOSFETs used in the first comparative example (FIG. 8) and the second comparative example (FIG. 9) is three (QH1, QH2, QH3) and two (QH1, QH2), respectively.
  • the number of high voltage MOSFETs used in the first embodiment (FIG. 1) is one.
  • the high voltage MOSFET QH1 through which a rectified current flows and increases the voltage resistance of the rectifier circuit, is a depletion type MOSFET that operates normally.
  • the high voltage MOSFET QH1 is an enhancement type MOSFET.
  • the enhancement-type high-voltage MOSFET and the enhancement-type low-voltage MOSFET are connected in series, and the high-voltage MOSFET increases the voltage resistance of the rectifier circuit.
  • Both of the withstand voltage MOSFETs are on/off controlled for rectifying operation.
  • the capacitor which is the power supply for the control circuit that rectifies the high-voltage MOSFET and the low-voltage MOSFET, is charged by the drain-source voltage of the low-voltage MOSFET, and the control circuit reduces the drain-source voltage of the low-voltage MOSFET. The voltage is detected, and the high-voltage MOSFET and the low-voltage MOSFET are rectified according to the detected voltage.
  • the power supply for the control circuit and the voltage level of the detection voltage can be set to a desired level without using a control element such as a high-voltage MOSFET while increasing the withstand voltage of the rectifier circuit.
  • a control element such as a high-voltage MOSFET
  • the high voltage MOSFET through which the rectified current flows is an enhancement type, it is possible to reduce the power loss and the cost. Therefore, according to the first embodiment, the withstand voltage of the rectifier circuit can be increased without increasing the power loss and cost.
  • FIG. 2 is a circuit diagram showing the configuration of a rectifier circuit that is Embodiment 2 of the present invention. Differences from the first embodiment are mainly described below.
  • a Zener diode ZD1 is inserted between the drain and gate of the low-voltage MOSFET QL1.
  • the anode and cathode of Zener diode ZD1 are connected to the gate and drain, respectively.
  • the zener voltage of the zener diode ZD1 should be lower than the withstand voltage of the MOSFET QL1, lower than the rated voltage of the control circuit 1, or lower than the differential input voltage of the comparator COMP1.
  • the drain-source voltage V QL1DS of the MOSFET QL1 can be reliably suppressed below the withstand voltage of the MOSFET QL1, or the voltage of the capacitor C1 can be suppressed below the rated voltage of the control circuit 1, or the voltage of the comparator COMP1
  • the detection voltage can be suppressed below the differential input voltage of COMP1.
  • the magnitude of the voltage between the gate and source of the MOSFET QH1 can be suppressed lower than the withstand voltage between the gate and source of the MOSFET QH1. Therefore, the operational reliability of the rectifier circuit is improved.
  • FIG. 3 is a circuit diagram showing the configuration of a rectifier circuit that is Embodiment 3 of the present invention. Differences from the first embodiment are mainly described below.
  • resistors R2 and R1 are connected in parallel to MOSFETs QL1 and QH1, respectively.
  • the voltage applied between the first terminal T1 and the second terminal T2 will be the drain-source voltage V QH1DS of MOSFET QH1 and the drain-source voltage of MOSFET QL1.
  • V-- QL1DS and V--QL1DS Thereby, the value of VQL1DS can be reliably set to a desired voltage value.
  • the voltage applied to the capacitor and the detected voltage (input voltage) of the comparator can be reliably set to desired voltage levels suitable for the capacitor and comparator.
  • FIG. 4 is a current/voltage waveform diagram showing the operation of the rectifier circuit that is Example 4 of the present invention. Differences from the first embodiment are mainly described below.
  • FIG. 4 shows the rectified current Is, the drain-source voltage V QL1DS of the MOSFET QL1, the gate-source voltage V QL1GS of the MOSFET QL1, and the gate-source voltage V QH1GS of the MOSFET QH1.
  • the rectified current IS is a sine half-wave current.
  • Example 4 the circuit configuration is similar to Example 1 (FIG. 1), but unlike Example 1, comparator COMP1 has two threshold values (V TH1 , V TH2 ) with different magnitudes.
  • the comparator COMP1 in Example 4 has a first threshold V TH1 and a second threshold V TH2 . Both V TH1 and V TH2 have negative values. V TH1 ⁇ V TH2 and the absolute value of V TH1 is greater than the absolute value of V TH2 .
  • the comparator COMP1 compares the drain-source voltage V QL1DS of the MOSFET QL1 with the first threshold value V TH1 when the MOSFETs QL1 and QH1 are turned on, and compares the drain-source voltage V QL1DS of the MOSFET QL1 with the first threshold value V TH1 when the MOSFETs QL1 and QH1 are turned off.
  • a source-to-source voltage V QL1DS is compared with a second threshold V TH2 .
  • Comparator COMP1 transitions its output from low to high when I S begins to flow and V QL1DS changes from positive to negative and then V QL1DS becomes lower than V TH1 .
  • the gate driver GD1 outputs an on-gate signal, increasing V-- QH1GS and V-- QL1GS . Therefore, QH1 and QL1 are turned on.
  • VQL1DS When QH1 and QL1 are turned on, VQL1DS once increases and then changes in a half-sinusoidal fashion, but does not reach the second threshold VTH2 . Therefore, the output of the comparator COMP1 is maintained at a high level, so QH1 and QL1 are maintained on.
  • comparator COMP1 transitions its output from high to low.
  • the gate driver GD1 outputs an off-gate signal, so that V-- QH1GS and V-- QL1GS decrease. Therefore, QH1 and QL1 are turned off.
  • the threshold with which the comparator COMP1 compares the drain-source voltage V QL1DS of the MOSFET QL1 differs between the turn-on operation and the turn-off operation, so that the output level of the comparator COMP1 switches between high and low in a short period of time. , so-called chattering can be prevented. This prevents an unstable operation in which the turn-on operation and turn-off operation of the rectifier circuit are repeated in a short period of time.
  • the operational stability of the rectifier circuit is improved.
  • V QL1DS of the MOSFET QL1 after turn-on fluctuates greatly
  • setting V TH1 and V TH2 according to the fluctuation range of V QL1DS improves the stability of the operation of the rectifier circuit. definitely improve.
  • a hysteresis comparator for example, can be applied as the comparator in the fourth embodiment.
  • FIG. 5 is a configuration diagram of a semiconductor device that is Embodiment 5 of the present invention.
  • Example 5 a rectifier circuit 2 is built in a semiconductor package 3 as a semiconductor circuit.
  • the rectifier circuit 2 the rectifier circuit of Example 1 (FIG. 1) is applied. Therefore, the high-voltage MOSFET Q1, the low-voltage MOSFET Q2, the capacitor C1, the backflow prevention diode D1, and the control circuit 1 (comparator COMP1, gate driver GD1), which constitute the rectifier circuit 2, are incorporated in the semiconductor package 3.
  • the rectifier circuit 2 is resin-sealed with molding resin or a resin case, and the first terminal T1 and the second terminal T2 are exposed on the outer surface of the resin that seals the rectifier circuit 2.
  • the synchronous rectification circuit can be easily applied as a substitute for the rectifier diode, and the electrical/electronic device provided with the rectifier circuit section can be reduced in loss.
  • the semiconductor device of Example 5 uses synchronous rectification, it operates as a two-terminal rectifying element like a diode. Therefore, it is possible to reduce man-hours for designing and mounting the electric/electronic device including the rectifier circuit section.
  • any one of the rectifier circuits of Examples 2 to 4 may be applied.
  • FIG. 6 is a configuration diagram of a semiconductor device that is Embodiment 6 of the present invention.
  • rectifier circuits 2, 5, 6, and 7 are incorporated in a semiconductor package 4 as semiconductor circuits.
  • a circuit similar to that of the first embodiment (FIG. 1) is applied to the rectifier circuit 2 .
  • a circuit similar to that of the first embodiment (FIG. 1) is applied to each of the rectifier circuits 5, 6, and 7 as well.
  • These rectifier circuits 2, 5, 6 and 7 form a single-phase bridge rectifier circuit.
  • the rectifier circuits 2, 5, 6, and 7 are resin-sealed with molding resin or a resin case, and a pair of AC terminals T4, T5 and a pair of DC terminals T3, T6 of the single-phase bridge rectifier circuit are connected. , are exposed to the outer surface of the resin that seals the rectifier circuits 2, 5, 6, 7.
  • the synchronous rectifier circuit can be easily applied to the single-phase bridge rectifier circuit as a substitute for the rectifier diode, and the loss of the single-phase bridge rectifier circuit and the electric/electronic device equipped with the single-phase bridge rectifier circuit can be reduced. can do.
  • the semiconductor device of Example 6 can have compatibility with the diode bridge by matching the arrangement of the AC terminals T4, T5 and the DC terminals T3, T6 in the semiconductor package 4 with the packaged diode bridge. .
  • the semiconductor device of Example 6 operates as a four-terminal rectifying element like a single-phase diode bridge while using synchronous rectification. Therefore, it is possible to reduce man-hours for designing and mounting an electric/electronic device including a full-wave rectifier circuit.
  • a three-phase bridge rectifier circuit can be configured by using six rectifier circuits of any one of Examples 1 to 4. In this case, three AC terminals and a pair of DC terminals for three phases are exposed on the outer surface of the resin that seals the six rectifier circuits.
  • FIG. 7 is a circuit diagram showing the configuration of a power supply device that is Embodiment 7 of the present invention.
  • the power supply device in FIG. 7 converts AC power from a commercial AC power supply into DC power with a desired voltage and outputs the DC power.
  • rectifying elements CRD1 to CRD4 constituting a bridge rectifying circuit for rectifying the AC voltage of the commercial AC voltage, a rectifying element FWD1 for freewheeling in the chopper circuit section, At least one of the rectifying elements SSD1 and SSD2 constituting the rectifying circuit section that receives the AC output power of the inverter circuit section via a transformer and converts it to a desired DC voltage, and the rectifying element ORD1 for preventing backflow.
  • the rectifier circuit of any one of Examples 1 to 4, or the semiconductor device of Example 5 is applied.
  • the single-phase bridge rectifier circuit of Example 6 may be used for the rectifying elements CRD1 to CRD4.
  • the rectifying element connected in parallel with the MOSFET is a parasitic diode (body diode) of the MOSFET.
  • the circuit configuration of the power supply device in FIG. 7 is a known circuit configuration.
  • the seventh embodiment it is possible to reduce the power loss of the power supply device. It should be noted that the power supply device according to the seventh embodiment is suitable for a front-end power supply that requires high efficiency.
  • the rectifier circuits of Examples 1 to 4 and the semiconductor devices of Examples 5 and 6 can be applied not only to the front power supply but also to various power supply apparatuses having a rectifier circuit section.
  • the present invention is not limited to the above-described embodiments, and includes various modifications.
  • the above embodiments have been described in detail to facilitate understanding of the present invention, and are not necessarily limited to those having all the described configurations.
  • it is possible to replace part of the configuration of one embodiment with the configuration of another embodiment and it is also possible to add the configuration of another embodiment to the configuration of one embodiment.
  • the MOSFET is not limited to an n-channel type, and may be a p-channel type.
  • the semiconductor material forming the MOSFET is not limited to silicon (Si), but may be a wide bandgap semiconductor such as silicon carbide (SiC).

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Rectifiers (AREA)

Abstract

La présente invention concerne un circuit redresseur qui permet d'obtenir une tension de claquage élevée tout en supprimant une augmentation de la perte de puissance, ainsi qu'un dispositif à semi-conducteurs et un dispositif d'alimentation électrique faisant intervenir ce circuit redresseur. Ce circuit redresseur fournit un courant dans une direction, ledit circuit redresseur comprenant : un premier transistor MOSFET de type à enrichissement (QH1) ; un second transistor MOSFET de type à enrichissement (QL1) qui est connecté en série au premier transistor MOSFET et dont la tension de claquage est inférieure à celle du premier transistor MOSFET ; un circuit de commande (1) qui amène le premier transistor MOSFET et le second transistor MOSFET à effectuer une opération de redressement ; et un condensateur (C1) qui alimente le circuit de commande et est chargé par la tension entre le drain et la source du second transistor MOSFET.
PCT/JP2022/023631 2021-08-31 2022-06-13 Circuit redresseur, et dispositif à semi-conducteurs et dispositif d'alimentation électrique correspondants WO2023032407A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2021-140860 2021-08-31
JP2021140860A JP2023034562A (ja) 2021-08-31 2021-08-31 整流回路、並びに、それを用いる半導体装置および電源装置

Publications (1)

Publication Number Publication Date
WO2023032407A1 true WO2023032407A1 (fr) 2023-03-09

Family

ID=85411160

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2022/023631 WO2023032407A1 (fr) 2021-08-31 2022-06-13 Circuit redresseur, et dispositif à semi-conducteurs et dispositif d'alimentation électrique correspondants

Country Status (2)

Country Link
JP (1) JP2023034562A (fr)
WO (1) WO2023032407A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11146640A (ja) * 1997-11-10 1999-05-28 Nec Corp スイッチング電源用整流回路およびこの整流回路を用いたスイッチング電源
JP2011151788A (ja) * 2009-12-22 2011-08-04 Fujitsu Semiconductor Ltd 半導体装置
JP2019129656A (ja) * 2018-01-26 2019-08-01 株式会社デンソー 整流装置及び回転電機
JP2021068812A (ja) * 2019-10-24 2021-04-30 株式会社 日立パワーデバイス 半導体装置及びそれを用いた整流素子、オルタネータ

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11146640A (ja) * 1997-11-10 1999-05-28 Nec Corp スイッチング電源用整流回路およびこの整流回路を用いたスイッチング電源
JP2011151788A (ja) * 2009-12-22 2011-08-04 Fujitsu Semiconductor Ltd 半導体装置
JP2019129656A (ja) * 2018-01-26 2019-08-01 株式会社デンソー 整流装置及び回転電機
JP2021068812A (ja) * 2019-10-24 2021-04-30 株式会社 日立パワーデバイス 半導体装置及びそれを用いた整流素子、オルタネータ

Also Published As

Publication number Publication date
JP2023034562A (ja) 2023-03-13

Similar Documents

Publication Publication Date Title
US9793260B2 (en) System and method for a switch having a normally-on transistor and a normally-off transistor
JP6209205B2 (ja) ＧａＮＦＥＴのゲートの保護のためのドライバ回路のためのシステム及び装置
WO2023047694A1 (fr) Circuit de redressement et source d'alimentation l'utilisant
US6349047B1 (en) Full wave rectifier circuit using normally off JFETs
US10079542B2 (en) High voltage current source with short circuit protection
US9397636B2 (en) System and method for driving transistors
US20210111640A1 (en) Self-biasing ideal diode circuit
WO2020084808A1 (fr) Circuit de pilotage pour élément de commutation et circuit de commutation
WO2019038957A1 (fr) Circuit de commande et dispositif de conversion de courant
CN110401335B (zh) 驱动电路、功率模块以及电力变换系统
US11711010B2 (en) Drive circuit and inverter device
KR20220071883A (ko) 게이트 드라이버를 위한 부트스트랩 회로
JP2017017775A (ja) 力率改善回路および電源装置
US20230275526A1 (en) Rectifying element and voltage converter comprising such a rectifying element
WO2023032407A1 (fr) Circuit redresseur, et dispositif à semi-conducteurs et dispositif d'alimentation électrique correspondants
WO2022176271A1 (fr) Circuit redresseur et procédé de commande de circuit redresseur
US20180091139A1 (en) Output stage buffer circuit
JP2007020308A (ja) 極性反転整流回路
JP6896203B2 (ja) 整流回路、直流電源合成回路、及び全波整流回路
WO2023095478A1 (fr) Circuit redresseur et alimentation électrique utilisant celui-ci
JP2023163197A (ja) 整流回路およびそれを用いた電源
WO2023032413A1 (fr) Dispositif à semi-conducteur
US10454473B2 (en) Optical-control driving circuit for high utility power
JP3512746B2 (ja) 電源回路及び電源装置
JP2022086469A (ja) 半導体装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22863995

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE