WO2022157823A1 - 半導体装置および半導体モジュール - Google Patents
半導体装置および半導体モジュール Download PDFInfo
- Publication number
- WO2022157823A1 WO2022157823A1 PCT/JP2021/001636 JP2021001636W WO2022157823A1 WO 2022157823 A1 WO2022157823 A1 WO 2022157823A1 JP 2021001636 W JP2021001636 W JP 2021001636W WO 2022157823 A1 WO2022157823 A1 WO 2022157823A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor device
- electrode
- interlayer film
- semiconductor
- protective film
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 97
- 239000011229 interlayer Substances 0.000 claims abstract description 64
- 230000001681 protective effect Effects 0.000 claims abstract description 54
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 239000011347 resin Substances 0.000 claims description 4
- 229920005989 resin Polymers 0.000 claims description 4
- 238000000926 separation method Methods 0.000 claims 1
- 239000000463 material Substances 0.000 description 8
- 230000007547 defect Effects 0.000 description 6
- 230000015556 catabolic process Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 229910000789 Aluminium-silicon alloy Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- -1 hydrogen ions Chemical class 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
Definitions
- the present disclosure relates to a semiconductor device and a semiconductor module including the semiconductor device.
- the surface of the protective film is positioned at the top. Therefore, when pressure is applied to the semiconductor device from above when the semiconductor device is pressure-bonded to the module substrate, stress is concentrated on the protective film, causing damage to the internal structure under the protective film and causing fluctuations in the characteristics of the semiconductor device. There is a problem that arises.
- the present disclosure has been made to solve such problems, and aims to provide a semiconductor device and a semiconductor module capable of suppressing characteristic fluctuations caused by pressure from above.
- a semiconductor device includes: a semiconductor substrate having a cell portion provided with a semiconductor element; a terminal portion provided around the cell portion in plan view; a first electrode provided on the semiconductor substrate; A second electrode provided at a position corresponding to the cell portion on one electrode, an interlayer film provided at a position corresponding to the cell portion and the terminal portion on the first electrode, and a cell portion and the terminal portion on the interlayer film and a protective film provided at a position corresponding to
- FIG. 1 is a cross-sectional view showing the configuration of a semiconductor device according to a first embodiment
- FIG. FIG. 10 is a cross-sectional view showing the configuration of a semiconductor device according to a second embodiment
- 10 is a cross-sectional view showing the configuration of a semiconductor device according to Embodiment 3
- FIG. FIG. 11 is a plan view showing the configuration of a semiconductor device according to a fourth embodiment
- FIG. 12 is a cross-sectional view showing the configuration of a semiconductor module according to Embodiment 5;
- FIG. 1 is a cross-sectional view showing the configuration of a semiconductor device according to Embodiment 1.
- FIG. 1 shows the configuration of a MOSFET (Metal Oxide Semiconductor Field Effect Transistor) as an example of a semiconductor device.
- MOSFET Metal Oxide Semiconductor Field Effect Transistor
- the semiconductor substrate 1 has a cell portion 32 provided with a MOSFET, which is a semiconductor element, and a termination portion 31 provided around the cell portion 32 in plan view.
- Semiconductor substrate 1 is made of, for example, silicon or silicon carbide.
- an N-type semiconductor region 6, a P-type semiconductor region 7, an N+ type semiconductor region 8, and a backside semiconductor region 9 are formed in the cell portion 32 of the semiconductor substrate 1.
- a trench gate 10 is formed to extend from the surface of the semiconductor substrate 1 through the N+ type semiconductor region 8 and the P type semiconductor region 7 to reach the N type semiconductor region 6 . That is, the semiconductor device has a trench gate structure.
- An oxide film 11 is formed on the surface of the cell portion 32 of the semiconductor substrate 1 so as to cover part of the N+ type semiconductor region 8 and the trench gate 10 .
- a front electrode 2 (first electrode) is provided on the front surface of the semiconductor substrate 1 , and a back electrode 3 is provided on the back surface of the semiconductor substrate 1 .
- the surface electrode 2 is made of, for example, AlSi.
- the semiconductor element is a MOSFET as shown in FIG. 1, the surface electrode 2 functions as a source electrode and the back surface electrode 3 functions as a drain electrode.
- a P+ type guard ring region 12 is formed in the terminal portion 31 of the semiconductor substrate 1 .
- the P + -type guard ring region 12 is formed deeper than the P-type semiconductor region 7 .
- a boundary between the termination portion 31 and the cell portion 32 is a position where the P-type semiconductor region 7 and the P+-type guard ring region 12 are in contact with each other.
- An insulating film 13 is formed on the surface of the terminal portion 31 of the semiconductor substrate 1 so as to cover the P+ type guard ring region 12 .
- the interlayer film 4 is provided from a position corresponding to the cell portion 32 on the surface electrode 2 to a position corresponding to the terminal portion 31 .
- the interlayer film 4 is provided from the terminal portion 31 to the cell portion 32 .
- the projecting portion of the interlayer film 4 forms an opening region for forming the electrode 22 .
- the overhanging portion of the interlayer film 4 refers to a portion of the interlayer film 4 that is not covered with the protective film 5 (the portion overhanging from the protective film 5).
- the interlayer film 4 is thinner than the protective film 5 and the electrode 22 .
- the electrode 22 (second electrode) is provided adjacent to the interlayer film 4 at a position corresponding to the cell portion 32 on the surface electrode 2 .
- the electrode 22 is formed in the opening region of the interlayer film 4 by using the interlayer film 4 as a mask. By using the interlayer film 4 as a mask when forming the electrode 22, the steps of the manufacturing process can be reduced.
- the protective film 5 is provided on the interlayer film 4 at positions corresponding to the terminal portion 31 and the cell portion 32 . In other words, the protective film 5 is provided from the terminal portion 31 to the cell portion 32 .
- the protective film 5 is made of, for example, polyimide. Protective film 5 is not provided directly above trench gate 10 and oxide film 11 in cell portion 32 .
- FIG. 1 shows a semiconductor device in which the semiconductor element is a MOSFET
- the semiconductor element may be an IGBT (Insulated Gate Bipolar Transistor).
- the front surface electrode 2 functions as an emitter electrode
- the rear surface electrode 3 functions as a drain electrode
- the N+ type semiconductor region 8 is replaced by a P+ type semiconductor region.
- the overhanging portion of the interlayer film 4 forms the opening region for forming the electrode 22 . 4) may be changed.
- FIG. 1 exemplifies a well-known guard ring structure as the structure of the termination portion 31, but a structure other than the guard ring structure may be used as long as the termination portion 31 has the interlayer film 4 and the protective film 5. .
- a wiring portion such as a gate wiring may be provided between the terminal portion 31 and the cell portion 32 .
- the protective film 5 receives stress due to pressure applied from above the semiconductor device, the trench gate 10 and the oxide film 11 formed in the cell portion 32 through the surface electrode 2 are not affected.
- the transmitted stress component can be reduced more than before. Therefore, it is possible to suppress characteristic fluctuations such as gate defects and withstand voltage defects caused by pressure from above.
- the interlayer film 4 and the protective film 5 are provided for the purpose of stress relaxation and electrical protection at the end portion 31 .
- the interlayer film 4 and the protective film 5 provided to protect the terminal portion 31 are extended to the cell portion 32, thereby achieving the above effects without adding a manufacturing process. Obtainable.
- FIG. 2 is a cross-sectional view showing the configuration of the semiconductor device according to the second embodiment.
- the second embodiment is characterized in that an interlayer film 41 and an interlayer film 42 are provided apart from each other. Since other configurations are the same as those of the first embodiment, detailed description is omitted here.
- the interlayer film 41 (second interlayer film) is provided from a position corresponding to the cell portion 32 on the surface electrode 2 to a position corresponding to the terminal portion 31 .
- the interlayer film 42 (first interlayer film) is provided at a position corresponding to only the cell portion 32 on the surface electrode 2 .
- the interlayer film 42 forms opening regions for forming the electrodes 22 .
- the interlayer films 41 and 42 are thinner than the protective film 5 .
- a spaced portion is provided between the interlayer film 41 and the interlayer film 42 .
- the protective film 5 is provided over the interlayer film 41 and over the spaced portion between the interlayer film 41 and the interlayer film 42 . Specifically, the protective film 5 is provided so as to fill the space between the interlayer film 41 and the interlayer film 42 so that the electrode 22 is not formed in the space.
- the interlayer films 41 and 42 may be formed of the same material, the interlayer film 42 is changed to a film of a different material (a film different from the interlayer film 41) on condition that the film thickness is thinner than that of the protective film 5. You may
- the interlayer films 41 and 42 When a glass coat is used for the interlayer films 41 and 42, if the interlayer films 41 and 42 are formed by plasma CVD (Chemical Vapor Deposition), a large number of hydrogen ions are present in the interlayer films 41 and 42. , 42 to the oxide film 11 via the surface electrode 2 . This may increase the interfacial charge density Qss and change characteristics such as the gate threshold voltage.
- the semiconductor device according to the second embodiment reduces the area covered by the interlayer films 41 and 42 on the surface electrode 2, so that the characteristic fluctuation can be reduced. Moreover, the same effects as those of the first embodiment can be obtained.
- FIG. 3 is a cross-sectional view showing the configuration of a semiconductor device according to a third embodiment.
- the third embodiment is characterized in that a protective film 51 and a protective film 52 are provided apart from each other. Since other configurations are the same as those of the second embodiment, detailed description thereof is omitted here.
- a protective film 51 (first protective film) is provided on the interlayer film 41 .
- the protective film 52 (second protective film) is provided on the surface electrode 2 and in a spaced portion between the interlayer film 41 and the interlayer film 42 .
- the protective film 52 is provided so as to fill the space between the interlayer films 41 and 42 so that the electrode 22 is not formed in the space.
- the protective films 51 and 52 are separated from each other.
- the protective films 51 and 52 may be made of the same material, the protective film 52 may be made of a different material (a film different from the protective film 51). Further, if there is no problem even if the electrode 22 is formed in the spaced portion between the interlayer film 41 and the interlayer film 42, the protective film 52 may not be provided.
- the protective film 51 and the protective film 52 are separated from each other. Therefore, since there is room for deformation of the protective films 51 and 52 between the protective films 51 and 52, even if the protective films 51 and 52 are pressed from above the semiconductor device and the stress is applied to the protective films 51 and 52, the stress is relaxed. This makes it possible to suppress characteristic fluctuations such as gate defects and breakdown voltage defects more effectively than in the second embodiment.
- FIG. 4 is a plan view showing the configuration of the semiconductor device according to the fourth embodiment.
- the conventional structure refers to a structure that uses a protective film as a mask to form an electrode (corresponding to the electrode 22 of the present disclosure), such as the semiconductor device disclosed in Patent Document 1, for example.
- the interlayer film 4 described in the first embodiment (see FIG. 1) or the interlayer film 42 described in the second and third embodiments (see FIGS. 2 and 3) are adjacent to the electrode 22 .
- the protective film 5 is adjacent to the electrode 22 in the region 62 .
- the interlayer films 4 and 42 and the protective films 5 are alternately arranged.
- FIG. 5 is a cross-sectional view showing the configuration of a semiconductor module according to the fifth embodiment.
- a semiconductor module includes a module substrate 71 , a semiconductor device 72 , lead members 74 and 76 and a mold resin 77 .
- Semiconductor device 72 corresponds to any one of the semiconductor devices described in the first to fourth embodiments.
- the semiconductor device 72 is mounted on the module substrate 71 by pressure bonding via a bonding material 73 such as solder.
- the lead member 74 is electrically connected to the electrode 22 via a bonding material 75 such as solder.
- the lead member 76 is electrically connected to the module substrate 71 .
- the mold resin 77 seals the semiconductor device 72 so that the lead members 74 and 76 partially protrude.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
図1は、実施の形態1による半導体装置の構成を示す断面図である。なお、図1では、半導体装置の一例としてMOSFET(Metal Oxide Semiconductor Field Effect Transistor)の構成を示している。
図2は、実施の形態2による半導体装置の構成を示す断面図である。図2に示すように、実施の形態2では、層間膜41と層間膜42とが離間して設けられていることを特徴としている。その他の構成は、実施の形態1と同様であるため、ここでは詳細な説明は省略する。
図3は、実施の形態3による半導体装置の構成を示す断面図である。図3に示すように、実施の形態3では、保護膜51と保護膜52とが離間して設けられていることを特徴としている。その他の構成は、実施の形態2と同様であるため、ここでは詳細な説明を省略する。
図4は、実施の形態4による半導体装置の構成を示す平面図である。
図5は、実施の形態5による半導体モジュールの構成を示す断面図である。
Claims (9)
- 半導体素子が設けられたセル部と、平面視において前記セル部の周囲に設けられた終端部とを有する半導体基板と、
前記半導体基板上に設けられた第1電極と、
前記第1電極上の前記セル部に相当する位置に設けられた第2電極と、
前記第1電極上の前記セル部および前記終端部に相当する位置に設けられた層間膜と、
前記層間膜上の前記セル部および前記終端部に相当する位置に設けられた保護膜と、
を備える、半導体装置。 - 前記層間膜は、前記セル部に相当する位置から前記終端部に相当する位置に渡って設けられている、請求項1に記載の半導体装置。
- 前記層間膜は、前記セル部のみに相当する位置に設けられた第1層間膜と、前記セル部に相当する位置から前記終端部に相当する位置に渡って設けられた第2層間膜とを含み、
前記第1層間膜と前記第2層間膜との間には離間部が設けられている、請求項1に記載の半導体装置。 - 前記保護膜は、前記第2層間膜上から前記第1電極上の前記離間部に渡って設けられている、請求項3に記載の半導体装置。
- 前記保護膜は、前記第2層間膜上に設けられた第1保護膜と、前記第1電極上の前記離間部に設けられた第2保護膜とを含み、
前記第1保護膜と前記第2保護膜とは離間している、請求項3に記載の半導体装置。 - 前記層間膜および前記保護膜は、平面視において前記第2電極に隣接しかつ交互に配置されている、請求項1に記載の半導体装置。
- 前記層間膜は、前記保護膜よりも膜厚が薄い、請求項1から6のいずれか1項に記載の半導体装置。
- 前記半導体素子は、トレンチゲート構造を有する、請求項1から7のいずれか1項に記載の半導体装置。
- モジュール基板と、
前記モジュール基板上に加圧接合された請求項1から8のいずれか1項に記載の半導体装置と、
前記半導体装置を封止したモールド樹脂と、
を備える、半導体モジュール。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2022576249A JPWO2022157823A1 (ja) | 2021-01-19 | 2021-01-19 | |
US18/252,606 US20240006475A1 (en) | 2021-01-19 | 2021-01-19 | Semiconductor device and semiconductor module |
PCT/JP2021/001636 WO2022157823A1 (ja) | 2021-01-19 | 2021-01-19 | 半導体装置および半導体モジュール |
DE112021006853.9T DE112021006853T5 (de) | 2021-01-19 | 2021-01-19 | Halbleitervorrichtung und Halbleitermodul |
CN202180090268.7A CN116686092A (zh) | 2021-01-19 | 2021-01-19 | 半导体装置及半导体模块 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2021/001636 WO2022157823A1 (ja) | 2021-01-19 | 2021-01-19 | 半導体装置および半導体モジュール |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022157823A1 true WO2022157823A1 (ja) | 2022-07-28 |
Family
ID=82549582
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2021/001636 WO2022157823A1 (ja) | 2021-01-19 | 2021-01-19 | 半導体装置および半導体モジュール |
Country Status (5)
Country | Link |
---|---|
US (1) | US20240006475A1 (ja) |
JP (1) | JPWO2022157823A1 (ja) |
CN (1) | CN116686092A (ja) |
DE (1) | DE112021006853T5 (ja) |
WO (1) | WO2022157823A1 (ja) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008518445A (ja) * | 2004-10-21 | 2008-05-29 | インターナショナル レクティファイアー コーポレイション | 炭化ケイ素デバイス用のはんだ付け可能上部金属 |
WO2018078799A1 (ja) * | 2016-10-28 | 2018-05-03 | 三菱電機株式会社 | 半導体装置および電力変換装置 |
JP2019091731A (ja) * | 2016-03-10 | 2019-06-13 | 株式会社日立製作所 | パワー半導体モジュール、並びにそれに搭載されるSiC半導体素子およびその製造方法 |
WO2019208755A1 (ja) * | 2018-04-27 | 2019-10-31 | 三菱電機株式会社 | 半導体装置および電力変換装置 |
JP2020013923A (ja) * | 2018-07-19 | 2020-01-23 | 株式会社デンソー | 半導体装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4049035B2 (ja) | 2003-06-27 | 2008-02-20 | 株式会社デンソー | 半導体装置の製造方法 |
-
2021
- 2021-01-19 DE DE112021006853.9T patent/DE112021006853T5/de active Pending
- 2021-01-19 WO PCT/JP2021/001636 patent/WO2022157823A1/ja active Application Filing
- 2021-01-19 CN CN202180090268.7A patent/CN116686092A/zh active Pending
- 2021-01-19 US US18/252,606 patent/US20240006475A1/en active Pending
- 2021-01-19 JP JP2022576249A patent/JPWO2022157823A1/ja active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008518445A (ja) * | 2004-10-21 | 2008-05-29 | インターナショナル レクティファイアー コーポレイション | 炭化ケイ素デバイス用のはんだ付け可能上部金属 |
JP2019091731A (ja) * | 2016-03-10 | 2019-06-13 | 株式会社日立製作所 | パワー半導体モジュール、並びにそれに搭載されるSiC半導体素子およびその製造方法 |
WO2018078799A1 (ja) * | 2016-10-28 | 2018-05-03 | 三菱電機株式会社 | 半導体装置および電力変換装置 |
WO2019208755A1 (ja) * | 2018-04-27 | 2019-10-31 | 三菱電機株式会社 | 半導体装置および電力変換装置 |
JP2020013923A (ja) * | 2018-07-19 | 2020-01-23 | 株式会社デンソー | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
DE112021006853T5 (de) | 2023-11-02 |
US20240006475A1 (en) | 2024-01-04 |
JPWO2022157823A1 (ja) | 2022-07-28 |
CN116686092A (zh) | 2023-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103943680B (zh) | 半导体装置 | |
US10784256B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
JP6239214B1 (ja) | 電力用半導体装置およびその製造方法 | |
US10276470B2 (en) | Semiconductor device having an electric field relaxation structure | |
US10978367B2 (en) | Semiconductor device and method for manufacturing the same | |
JP6873865B2 (ja) | パワー半導体デバイスおよびこのようなパワー半導体デバイスの製造方法 | |
US10418359B2 (en) | Semiconductor device and manufacturing method | |
JP5943819B2 (ja) | 半導体素子、半導体装置 | |
JP2007305757A (ja) | 半導体装置 | |
JP7258124B2 (ja) | 半導体装置および半導体モジュール | |
US11658093B2 (en) | Semiconductor element with electrode having first section and second sections in contact with the first section, and semiconductor device | |
JP2019186309A (ja) | 半導体装置 | |
WO2022157823A1 (ja) | 半導体装置および半導体モジュール | |
US8692244B2 (en) | Semiconductor device | |
JP2017108074A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2015109292A (ja) | 半導体モジュール | |
JP6579653B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP7149907B2 (ja) | 半導体装置および半導体素子 | |
JP2022159154A (ja) | パワー半導体デバイス、パッケージ構造および電子デバイス | |
JP6865670B2 (ja) | 半導体装置およびその製造方法 | |
JP7074392B2 (ja) | 半導体装置 | |
CN112713124A (zh) | 半导体装置 | |
US10396161B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US20240096990A1 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US20230215840A1 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21920940 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2022576249 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 18252606 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 202180090268.7 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112021006853 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 21920940 Country of ref document: EP Kind code of ref document: A1 |