WO2021068462A1 - Dispositif tvs comprenant une triode verticale servant à déclencher une structure de redresseur au silicium commandé de surface - Google Patents

Dispositif tvs comprenant une triode verticale servant à déclencher une structure de redresseur au silicium commandé de surface Download PDF

Info

Publication number
WO2021068462A1
WO2021068462A1 PCT/CN2020/081888 CN2020081888W WO2021068462A1 WO 2021068462 A1 WO2021068462 A1 WO 2021068462A1 CN 2020081888 W CN2020081888 W CN 2020081888W WO 2021068462 A1 WO2021068462 A1 WO 2021068462A1
Authority
WO
WIPO (PCT)
Prior art keywords
type
heavily doped
vertical
thyristor
triode
Prior art date
Application number
PCT/CN2020/081888
Other languages
English (en)
Chinese (zh)
Inventor
赵德益
苏海伟
吕海凤
蒋骞苑
张啸
王允
赵志方
Original Assignee
上海维安半导体有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 上海维安半导体有限公司 filed Critical 上海维安半导体有限公司
Publication of WO2021068462A1 publication Critical patent/WO2021068462A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
    • H01L27/0262—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base coupled to the collector of the other transistor, e.g. silicon controlled rectifier [SCR] devices

Definitions

  • the invention belongs to the field of semiconductor technology, and particularly relates to a TVS device using a vertical triode to trigger a surface thyristor structure.
  • TVS as the main component of PCB board-level electrostatic and surge protection, provides a path for charge discharge.
  • the transient interference of voltage and current is always present, which can cause fatal damage to the equipment at any time, and the demand and reliance on transient voltage suppressors (TVS) will increase accordingly.
  • TVS transient voltage suppressors
  • the thyristor technology will enter a large current and low voltage latched state after it is turned on. When used as a TVS application, it has the characteristics of low clamping voltage, so it is favored by engineers and widely studied . Because of its latched state, the power port that can provide continuous high current is burned out, and it cannot be applied to the power port. However, it is an ideal choice for signal port protection. Transient voltages such as static electricity and surge are applied to the thyristor structure.
  • the reverse diode in the PNPN structure breaks down first, and the current acting on the well resistor makes the voltage across the resistor greater than the PN forward voltage, the PN junction is forward biased, and the two transistors All enter the amplification area, and positive feedback is formed, and it enters the latched state of large current and low voltage; when the transient voltage disappears, it exits the latched state because it cannot provide a continuous current.
  • the transistor one Q1 formed by the well Pwell, the N-well Nwell, the P-well Pwell and the N+ in the P-well Pwell constitute the transistor two Q2, and the P-type heavily doped P+ connected from Pin2 passes through the P-well Pwell to the transistor two Q2 base
  • There is a resistor R1 in the area, and the N+ connected from Pin1 through Nwell to the base area of Q1 has resistors R2.
  • Q1, Q2, R1, and R2 form a SCR (Silicon Controlled Rectifier) structure, which is opposite to the PN junction TVS and NPN structure
  • SCR Silicon Controlled Rectifier
  • the advantage of TVS is that its snapback characteristics make the maintenance voltage much lower than the breakdown voltage of PN junction and the avalanche breakdown or punch-through breakdown voltage of NPN structure TVS.
  • the clamping voltage differs by at least 5V.
  • the TVS of the thyristor structure can provide a more secure guarantee for the later-stage protected IC.
  • the breakdown voltage of the PN junction TVS increases, its dynamic resistance attenuates accordingly.
  • the TVS dynamic resistance of the thyristor structure will not be greatly attenuated with the change of the opening voltage, which is especially suitable for high-voltage signal port applications.
  • the turn-on voltage of the thyristor structure TVS is relatively high.
  • the turn-on voltage is higher than the withstand voltage of the protected IC.
  • the thyristor structure TVS can protect the IC circuit at high voltage, there is a low transient pulse.
  • the TVS turn-on voltage of the thyristor structure exceeds the safe working area. This weakness limits the application of SCR. Therefore, in view of the shortcomings in the actual production and implementation of the above-mentioned solutions, they are revised and improved. At the same time, they are based on the spirit and philosophy of seeking good, and are assisted by professional knowledge and experience, as well as ingenuity and experimentation. Later, Fang created the present invention, and especially provides a TVS device that uses a vertical triode to trigger a surface thyristor structure.
  • the purpose of the present invention is to provide a TVS device that uses a vertical triode to trigger a surface thyristor structure.
  • a trigger structure is added to provide voltage or current, so as to reduce the trigger voltage while increasing the sustaining voltage, so that the TVS performance of the thyristor structure is improved.
  • a TVS device with a surface thyristor structure triggered by a vertical triode includes a semiconductor body including a surface junction thyristor structure and a vertical NPN structure, the thyristor structure The interconnection isolation between the anode and the semiconductor body is connected by metal, and when the vertical NPN structure breaks down, the surface junction thyristor structure is triggered.
  • the semiconductor body further includes a horizontal NPN structure, and the cathode of the thyristor structure is isolated from the interconnection through a metal connection, and is used to trigger the controllable surface junction alone or together with the vertical NPN structure. Silicon structure.
  • the semiconductor body includes a substrate and an epitaxial layer arranged in sequence; and an N-type interconnection isolation arranged side by side with the epitaxial layer on the side of the N-type buried layer; and arranged on the side of the epitaxial layer and The N-type and P-type wells located in the middle of the N-type through isolation; and the N-type and P-type heavily doped in the N-type well, and the N-type and P-type heavily doped in the P-type well. Doped.
  • the surface junction SCR structure includes a P-type well, an N-type well, a P-type heavily doped and an N-type heavily doped.
  • the vertical NPN structure includes an N-type buried layer, an epitaxial layer, and a P-type well.
  • the breakdown mechanism of the longitudinal NPN structure includes avalanche breakdown and Zener breakdown.
  • the breakdown voltage of the vertical NPN structure is less than or equal to 10V.
  • the substrate is an N-type substrate
  • the epitaxial layer is an N-type epitaxial layer
  • the substrate is an N-type substrate
  • the epitaxial layer is a P-type epitaxial layer.
  • the substrate is an N-type substrate
  • the epitaxial layer is a P-type epitaxial layer
  • an N-type buried layer is provided between the N-type substrate and the P-type epitaxial layer.
  • the advantages of a TVS device using a vertical triode to trigger a surface thyristor structure of the present invention are: small current and large current have different current paths, and the longitudinal NPN structure is used as the main path for opening and small current.
  • the longitudinal NPN structure When the current increases, the longitudinal NPN structure
  • the current from the middle P-type well (the gate of the SCR structure) to the N-type heavily doped (the cathode of the SCR structure) is used as the SCR gate trigger current to turn on the SCR structure.
  • the SCR is the main current path.
  • the different current paths of small current and large current make the structure have excellent turn-on voltage, negative resistance characteristics and excellent dynamic resistance characteristics.
  • Figure 1 is a schematic diagram of the cross-sectional structure of a TVS structure formed by a commonly used surface junction thyristor
  • FIG. 2 The equivalent circuit diagram of a TVS structure formed by a commonly used surface junction thyristor
  • FIG. 3 is a schematic diagram of a cross-sectional structure of a TVS device (N-type substrate with N-type buried layer and N-type epitaxy) using a vertical triode to trigger a surface thyristor structure;
  • FIG. 4 is a schematic diagram of a cross-sectional structure of a TVS device (N-type substrate with N-type buried layer and P-type epitaxy) using a vertical triode to trigger a surface thyristor structure;
  • FIG. 5 is a schematic diagram of a cross-sectional structure of a TVS device (N-type substrate N-type epitaxy) using a vertical triode to trigger a surface-controlled silicon structure;
  • FIG. 6 is a schematic cross-sectional structure diagram of a TVS device (N-type substrate with P-type epitaxy) using a vertical triode to trigger a surface thyristor structure;
  • Figure 7 is an equivalent circuit diagram of a TVS device using a longitudinal triode to trigger a surface thyristor structure
  • Fig. 8 The equivalent circuit diagram of a TVS device using a longitudinal triode to trigger a surface thyristor structure (combined triode emitter);
  • Figure 9 is a cross-sectional structure diagram of a TVS structure (N-type buried layer and N-type epitaxy on an N-type substrate) formed by a surface junction thyristor that is triggered by a horizontal triode and a vertical triode;
  • FIG. 10 is a schematic diagram of the cross-sectional structure of a TVS structure (the N-type substrate has an N-type buried layer and a P-type epitaxy) formed by a surface junction thyristor that is triggered by a horizontal triode and a vertical triode;
  • Figure 11 is a cross-sectional structure diagram of a TVS structure (N-type substrate N-type epitaxy) formed by adding a horizontal triode and a vertical triode jointly triggered by a surface junction thyristor;
  • FIG. 12 is a schematic diagram of the cross-sectional structure of a TVS structure (P-type epitaxy on an N-type substrate) formed by a surface junction thyristor that is jointly triggered by a horizontal triode and a vertical triode;
  • Figure 13 adds the equivalent circuit diagram of the TVS structure formed by the surface junction thyristor triggered by the horizontal triode and the vertical triode;
  • Figure 14 adds the equivalent circuit diagram of the TVS structure formed by the surface junction thyristor triggered by the horizontal triode and the vertical triode (combined triode emitter);
  • FIG. 15 is a schematic diagram of IV characteristics of a TVS device using a vertical triode to trigger a surface thyristor structure
  • Fig. 16 is a schematic diagram of the cross-sectional structure of a TVS device (N-type substrate with N-type buried layer and N-type epitaxial layer) using a vertical triode to trigger a surface thyristor structure led by a back electrode;
  • FIG. 17 is a schematic diagram of the cross-sectional structure of a TVS device (an N-type substrate with an N-type buried layer and a P-type epitaxial layer) using a vertical triode to trigger a surface thyristor structure led by a back electrode;
  • Fig. 18 is a schematic diagram of a cross-sectional structure of a TVS device (N-type substrate and N-type epitaxial layer) using a vertical triode to trigger a surface thyristor structure led by a back electrode;
  • Fig. 19 is a schematic diagram of a cross-sectional structure of a TVS device (N-type substrate P-type epitaxial layer) with a backside electrode that uses a vertical triode to trigger a surface thyristor structure;
  • Figure 20 is a cross-sectional structure diagram of a TVS structure (N-type substrate with N-type buried layer and N-type epitaxial layer) formed by the surface junction thyristor formed by increasing the horizontal triode and the vertical triode triggered by the back electrode;
  • Figure 21 is a cross-sectional structure diagram of a TVS structure (N-type substrate with N-type buried layer and P-type epitaxial layer) formed by a surface junction thyristor formed by adding a horizontal triode and a vertical triode that are triggered by a back electrode;
  • Figure 22 is a schematic diagram of the cross-sectional structure of a TVS structure (N-type substrate with N-type epitaxial layer) formed by a surface junction thyristor that is triggered by a horizontal triode and a vertical triode with a back electrode;
  • Figure 23 is a cross-sectional structure diagram of a TVS structure (N-type substrate with P-type epitaxial layer) formed by the surface junction thyristor formed by increasing the horizontal triode and the vertical triode triggered by the back electrode;
  • Pwell P-type well
  • Nwell N-type well
  • Figures 3 to 23 show the cross-sectional structure and equivalent circuit diagram of a TSV device using a longitudinal triode to trigger a surface thyristor structure in several different embodiments, and Figures 3 to 9 specifically show the use of a longitudinal triode to trigger A cross-sectional view and equivalent circuit diagram of a TVS device with a surface thyristor structure.
  • Figures 10-15 are cross-sectional views and equivalent circuit diagrams of a TVS structure formed by adding a surface junction thyristor triggered by a horizontal triode and a vertical triode.
  • the present invention uses the vertical A TVS device with a triode-triggered surface thyristor structure includes a semiconductor body, the semiconductor body includes a surface junction thyristor structure and a vertical NPN structure, the anode of the thyristor structure is isolated from the semiconductor body through a metal connection When the vertical NPN structure breaks down, the surface junction thyristor structure is triggered.
  • the semiconductor body may further include a horizontal NPN structure, and the cathode of the thyristor structure is connected to the interconnection isolation through a metal for triggering the surface junction thyristor structure alone or together with the vertical NPN structure.
  • a TVS device using a vertical triode to trigger a surface thyristor structure as shown in Figure 3.
  • the TVS device includes an N-type substrate Nsub with an N-type buried layer Nbury, an N-type epitaxial layer Nepi, and an N-type epitaxial layer Nepi.
  • the upper thyristor structure sequentially includes: N-type interconnection isolation Niso, N-type well Nwell, P-type well Pwell, N-type heavily doped N+, P-type heavily doped P+ semiconductor body, among which,
  • the semiconductor body includes silicon wafers with an N-type substrate, an N-type buried layer, and an N-type epitaxial layer arranged in sequence, and two N-type interconnect isolations arranged side by side on the N-type epitaxial layer to the N-type buried layer are located in the two The surface junction thyristor structure composed of N-type wells and P-type wells in the middle of the N-type to-through isolation, where,
  • the N-type to-through isolation Niso has N-type heavily doped N+;
  • N-type well Nwell contains N-type heavily doped N+ and P-type heavily doped P+;
  • two N-type wells Nwell with the same structure are provided on both sides of the P-type well Pwell; the two N-type wells Nwell are respectively provided with N-type interconnection isolation Niso including N-type heavily doped N+ regions on the outside;
  • the metal wiring of the surface junction SCR structure is of an insert finger design, and the anode of the SCR structure is isolated and connected to the N-type butt through a metal connection.
  • P-type heavily doped P+, N-type well, P-type well and N-type heavily doped N+ are appropriately designed to form a surface junction thyristor structure.
  • the PNP transistor Q1 is formed by the P-type heavily doped in the N-type well, the N-type well Nwell, and the P-type well Pwell.
  • the N-type heavily doped in the well Pwell and the P-type well Pwell constitute the second NPN transistor Q2, and the vertical triode Q3 formed by the N-type epitaxial Nepi, Pwell, and N+ in the Pwell; the P-type heavily doped connected from the terminal Pin2
  • the impurity P+ passes through the P-well Pwell to the resistance of the base region of the transistor two Q2: R1; the N-type heavily doped N+ connected from the terminal Pin1 through the N-type well Nwell to the resistance of the transistor one Q1 base region two R2; from the terminal Pin1
  • the connected N-type pair-through isolation Niso is heavily doped N+, and the resistance from the N-type buried layer Nbury to the N-type epitaxial layer Nepi through the N-type pair-through isolation
  • the vertical NPN structure formed by the vertical triode Q3 and resistor three R3 is used as the current path for opening and small current, and its breakdown voltage is controlled to be less than the thyristor SCR
  • the vertical triode Q3 When the transient high voltage pulse reaches the Pin1 port, the vertical triode Q3 is turned on before the thyristor to form a current path.
  • This current is used as the base current of the triode Q2 in the thyristor structure, or called
  • the SCR structure is turned on to form a low-resistance current path; when the current is large, the SCR acts as the main current path to form a low-resistance current path.
  • the base and emitter of the vertical triode Q3 and the second transistor Q2 are very similar to the PN structure, and the equivalent circuit diagram is combined as shown in Figure 7.
  • the base area and emitter of the vertical triode Q3 and the second transistor Q2 can obtain the equivalent circuit. As shown in Figure 8.
  • Figure 15 shows the IV characteristic diagram of the TVS device with the surface thyristor structure triggered by the vertical triode.
  • the characteristic curve of the surface thyristor SCR is shown in the SCR deep snapback curve in Figure 15.
  • the device breaks down through the PN junction, and flows from the base of the transistor to the base terminal Pin2.
  • the current acts on the base well resistor, causing the base-emitter to be positively biased, and the surface SCR enters the negative resistance region to reach the latch. Locked state; the vertical transistor Q3 connected to the Niso and the buried layer is isolated through the N-type interconnection.
  • the vertical transistor Q3 When the voltage at both ends of the device rises, as shown in the BJT shallow snapback curve in Figure 15, the vertical transistor Q3 has a lower voltage than the thyristor SCR structure Then it can enter the breakdown state. When the voltage of the well resistance introduced by it is greater than that required for the base-emitter positive bias, the SCR SCR structure enters the negative resistance region and reaches the latched state.
  • the third quadrant is the application of a negative voltage across the device of this embodiment. Since the PN junction formed by the N-well Nwell and the P-well Pwell has a lower concentration and a larger spacing than the PN junction formed by the Nbury/Nepi and Pwell, the vertical triode’s impact The breakdown voltage is lower than that of the thyristor SCR structure, and the overall performance is the breakdown characteristic of a vertical triode.
  • P-type heavily doped P+, N-type well, P-type well and N-type heavily doped N+ are appropriately designed to form a surface junction thyristor structure.
  • the breakdown of the N-type well Nwell and the P-type well Pwell is an avalanche breakdown, and its concentration gradient, well resistance, and concentration difference determine the breakdown voltage of the withstand voltage junction ;
  • the punch-through and breakdown mechanism plays a major role.
  • the junction distance and junction morphology determine the turn-on voltage of the SCR structure.
  • the doping concentration and thickness of the N-type buried layer, the N-type epitaxial layer, and the P-type well to form a vertical NPN structure, and appropriately design the N-type on-connection isolation and the doping concentration of the N-type buried layer to obtain the lowest possible on-resistance.
  • the anode of the thyristor structure is isolated and connected to the interconnect through a metal connection.
  • the breakdown voltage of the vertical triode structure is lower than the turn-on voltage of the SCR structure.
  • the on-current is first turned on by the vertical NPN junction.
  • the P-type well (the gate of the thyristor structure) Polar)-N-type heavily doped (SCR structure cathode) junction is positively biased, triggering the surface junction SCR structure.
  • the vertical NPN structure is the main path for opening and small current.
  • the P-type well (the gate of the SCR structure) in the vertical NPN structure to the N-type heavily doped (SCR) The current of the cathode of the structure is used as the trigger current of the SCR gate to turn on the SCR structure, and the SCR is used as the main current path when the current is large.
  • the different current paths of small current and large current make the structure have excellent turn-on voltage, negative resistance characteristics and excellent dynamic resistance characteristics.
  • the TVS device with the vertical triode trigger surface thyristor structure can obtain a low trigger voltage while maintaining a lower voltage and dynamic resistance than the SCR without a trigger structure.
  • Structural design includes but is not limited to the following:
  • the concentration and thickness of the epitaxial layer are designed so that the breakdown mechanism includes avalanche breakdown and punch-through breakdown, and the breakdown voltage is adjusted to be less than 10V or lower;
  • the metal wiring of the surface-junction thyristor structure is an insert finger design
  • the metal wire assumes the role of positive charge dispersion and convergence, and the priority damage point is the location where the current is most concentrated. It is necessary to calculate the charge that can pass through the width and thickness of the metal line, and to compromise the design of the metal line length to realize the current sharing design.
  • a TVS device that uses a vertical triode to trigger a surface thyristor structure, as shown in Figure 4, is similar to Embodiment 1, except that the epitaxial structure is different.
  • the TVS device includes an N-type substrate Nsub, an N-type buried layer Nbury, and P Type epitaxial layer Pepi, N-type opposite isolation Niso, N-type well Nwell, P-type well Pwell, N-type heavily doped N+ and P-type heavily doped P+ semiconductor body, wherein, on the upper surface of the P-type epitaxial layer Pepi Set in order:
  • the N-type to-through isolation Niso has N-type heavily doped N+;
  • N-type well Nwell contains N-type heavily doped N+ and P-type heavily doped P+;
  • two N-type wells Nwell with the same structure are provided on both sides of the P-type well Pwell; the two N-type wells Nwell are respectively provided with N-type interconnection isolation Niso including N-type heavily doped N+ regions on the outside;
  • the metal wiring of the surface junction thyristor structure in this embodiment is of an interposer design.
  • P-type heavily doped P+, N-type well, P-type well and N-type heavily doped N+ are appropriately designed to form a surface junction thyristor structure.
  • a TVS device using a vertical triode to trigger a surface thyristor structure is similar to Embodiment 1, except that the N-type buried layer structure is different.
  • the TVS device includes an N-type substrate Nsub and an N-type epitaxial layer.
  • the two sides of the P-type well Pwell are provided with two N-type wells Nwell with the same structure including N-type heavily doped N+ and P-type heavily doped P+ regions;
  • the two N-type wells Nwell are respectively provided with an N-type interconnection isolation Niso including an N-type heavily doped N+ region on the outside;
  • the metal wiring of the surface junction thyristor structure is an interposer design.
  • P-type heavily doped P+, N-type well, P-type well and N-type heavily doped N+ are appropriately designed to form a surface junction thyristor structure.
  • a TVS device using a vertical triode to trigger a surface thyristor structure is similar to Embodiment 2, except that the N-type buried layer structure is different.
  • the TVS device includes an N-type substrate Nsub and a P-type epitaxial layer.
  • Pepi, N-type pair isolation Niso, N-type well Nwell, P-type well Pwell, N-type heavily doped N+ and P-type heavily doped P+ semiconductor bodies are arranged in order on the upper surface of the P-type epitaxial layer Pepi:
  • the two sides of the P-type well Pwell are provided with two N-type wells Nwell with the same structure including N-type heavily doped N+ and P-type heavily doped P+ regions;
  • the two N-type wells Nwell are respectively provided with an N-type interconnection isolation Niso including an N-type heavily doped N+ region on the outside;
  • the metal wiring of the surface junction thyristor structure is an interposer design.
  • P-type heavily doped P+, N-type well, P-type well and N-type heavily doped N+ are appropriately designed to form a surface junction thyristor structure.
  • a TVS device using a vertical triode to trigger a surface thyristor structure is similar to Embodiment 1, except that the heavily doped structure in the P-well Pwell is different.
  • the TVS device includes an N-type substrate Nsub, A semiconductor body composed of N-type buried layer Nbury, N-type epitaxial layer Nepi, N-type interconnection isolation Niso, N-type well Nwell, P-type well Pwell, N-type heavily doped N+ and P-type heavily doped P+.
  • the semiconductor body includes silicon wafers with an N-type substrate Nsub, an N-type buried layer Nbury, and an N-type epitaxial layer Nepi arranged in sequence, and two N-type interconnect isolations arranged side by side on the N-type epitaxial layer Nepi to the N-type buried layer Niso, a surface junction thyristor structure and a lateral NPN structure composed of an N-type well Nwell and a P-type well Pwell located between the two N-type opposing isolation Nisos,
  • the P-type well Pwell sequentially includes five heavily doped N-type heavily doped N+, N-type heavily doped N+, P-type heavily doped P+, N-type heavily doped N+ and N-type heavily doped N+ Area;
  • N-type wells Nwell with the same structure including N-type heavily doped N+ and P-type heavily doped P+ regions;
  • the two N-type wells Nwell are respectively provided with an N-type interconnection isolation Niso including an N-type heavily doped N+ region on the outside;
  • the metal wiring of the surface junction thyristor structure is an insert finger design; the size and spacing of the P-type heavily doped P+, the N-type well Nwell, the P-type well Pwell, and the N-type heavily doped N+ form the surface-junction thyristor structure.
  • the PNP transistor Q1 is composed of P-type heavily doped P+ in Nwell, N-type well Nwell, and P-type well Pwell, N-type well Nwell, P-type
  • the N+ in the well Pwell and the N-well Pwell constitute the second NPN transistor Q2, the vertical triode Q3 formed by the N-type epitaxial Nepi, the P-well Pwell, and the N+ in the P-well Pwell, and the P-well Pwell is connected to Pin1 N-type heavily doped N+, P-type well Pwell, and P-type well Pwell are connected to the N+ of Pin2 to form a lateral transistor Q4; the P+ connected from Pin2 through Pwell to the base of transistor Q2 forms a resistor R1, and N+ connected from Pin1
  • the resistance two R2 formed by the N-type well Nwell to the base of the transistor-Q1, the N-type through-to-isolation from Pin1 connects the N+ in the Niso
  • Transistor one, two Q1, Q2 and resistor one, two R1, R2 form a thyristor SCR structure; a vertical triode Q3, resistor three R3 form a vertical NPN structure as a vertical triode current path, horizontal triode Q4, resistor four R4
  • a horizontal NPN structure is formed as the current path of the horizontal triode, and the breakdown voltage of the vertical triode Q3 and the horizontal triode Q4 is controlled to be less than the trigger voltage of the thyristor SCR.
  • the transient high voltage pulse reaches the Pin1 port, the vertical triode Q3 and the horizontal triode Q4 precede The thyristor SCR is turned on to form a small current path. This current is used as the base current of the transistor Q2 in the thyristor structure, and the thyristor SCR structure is turned on to form a low resistance current path.
  • the anode of the SCR structure is isolated from the interconnection through a metal connection.
  • the horizontal triode structure and the vertical triode structure trigger the surface junction thyristor structure together.
  • a TVS device using a vertical triode to trigger a surface thyristor structure is similar to Embodiment 5, except that the epitaxial structure is different.
  • the TVS device includes an N-type substrate Nsub, an N-type buried layer Nbury, and P
  • the semiconductor body composed of the N-type epitaxial layer Pepi, the N-type counter-connection isolation Niso, the N-type well Nwell, the P-type well Pwell, the N-type heavily doped N+ and the P-type heavily doped P+, in order on the upper surface of the N-type epitaxial layer Nepi Settings:
  • P-type well Pwell sequentially includes five heavily doped regions of N-type heavily doped N+, N-type heavily doped N+, P-type heavily doped P+, N-type heavily doped N+, and N-type heavily doped N+.
  • the two sides of the P-type well Pwell are provided with two N-type wells Nwell with the same structure including N-type heavily doped N+ and P-type heavily doped P+ regions;
  • the two N-type wells Nwell are respectively provided with an N-type interconnection isolation Niso including an N-type heavily doped N+ region on the outside;
  • the metal wiring of the surface junction thyristor structure is an interposer design.
  • P-type heavily doped P+, N-type well, P-type well and N-type heavily doped N+ are appropriately designed to form a surface junction thyristor structure.
  • a TVS device using a vertical triode to trigger a surface thyristor structure, as shown in FIG. 11, is similar to Embodiment 5, except that the buried layer structure is different.
  • the TVS device includes an N-type substrate Nsub, an N-type epitaxial layer Nepi,
  • the semiconductor body composed of N-type pair isolation Niso, N-type well Nwell, P-type well Pwell, N-type heavily doped N+ and P-type heavily doped P+ are arranged in order on the upper surface of the N-type epitaxial layer Nepi:
  • P-type well Pwell sequentially includes five heavily doped regions of N-type heavily doped N+, N-type heavily doped N+, P-type heavily doped P+, N-type heavily doped N+, and N-type heavily doped N+.
  • the two sides of the P-type well Pwell are provided with two N-type wells Nwell with the same structure including N-type heavily doped N+ and P-type heavily doped P+ regions;
  • the two N-type wells Nwell are respectively provided with an N-type interconnection isolation Niso including an N-type heavily doped N+ region on the outside;
  • the metal wiring of the surface junction thyristor structure is an interposer design.
  • P-type heavily doped P+, N-type well, P-type well and N-type heavily doped N+ are appropriately designed to form a surface junction thyristor structure.
  • a TVS device using a vertical triode to trigger a surface thyristor structure is similar to Embodiment 5, except that the buried layer and the epitaxial layer structure are different.
  • the TVS device includes an N-type substrate Nsub and a P-type epitaxial layer.
  • the layers Pepi, N-type pair isolation Niso, N-type well Nwell, P-type well Pwell, N-type heavily doped N+ and P-type heavily doped P+ semiconductor bodies are arranged in order on the upper surface of the N-type epitaxial layer Nepi:
  • P-type well Pwell sequentially includes five heavily doped regions of N-type heavily doped N+, N-type heavily doped N+, P-type heavily doped P+, N-type heavily doped N+, and N-type heavily doped N+.
  • the two sides of the P-type well Pwell are provided with two N-type wells Nwell with the same structure including N-type heavily doped N+ and P-type heavily doped P+ regions;
  • the two N-type wells Nwell are respectively provided with an N-type interconnection isolation Niso including an N-type heavily doped N+ region on the outside;
  • the metal wiring of the surface junction thyristor structure is an interposer design.
  • P-type heavily doped P+, N-type well, P-type well and N-type heavily doped N+ are appropriately designed to form a surface junction thyristor structure.
  • Embodiment 16 As shown in Figure 16, the others are the same as Embodiment 1. Based on the structure of Embodiment 1, the back surface of the N-type substrate Nsub is metalized, and the back electrode is led out. The frame and exposed pins connected to the front Pin1 are connected by conductive glue during packaging. .
  • the back surface is metallized, and the back surface electrode is led out.
  • the frame connected to the front Pin1 and the exposed pins are connected through conductive glue.
  • the structure protection effect of adding the back electrode is better.
  • the back electrode is led out to the entire back plane, and the distance to the surface junction is similar. Compared with the Niso extraction method through the N-type butt isolation , The current path is more uniform.
  • the others are the same as the second embodiment, except that the back surface of the N-type substrate Nsub is metalized, and the back electrode is led out.
  • the frame connected to the front Pin1 and the exposed pins are connected by conductive glue.
  • the others are the same as Embodiment 3, except that the back surface of the N-type substrate Nsub is metalized, and the back electrode is led out.
  • the frame connected to the front Pin1 and the exposed pins are connected by conductive glue.
  • the others are the same as in Embodiment 4, except that the back surface of the N-type substrate Nsub is metalized, and the back electrode is led out.
  • the frame connected to the front Pin1 and the exposed pins are connected by conductive glue.
  • the others are the same as Embodiment 5, except that the back surface of the N-type substrate Nsub is metalized, and the back electrode is led out, and the frame connected to the front Pin1 and the exposed pins are connected by conductive glue during packaging.
  • the others are the same as Embodiment 6, except that the back surface of the N-type substrate Nsub is metalized, and the back electrode is led out.
  • the frame connected to the front Pin1 and the exposed pins are connected by conductive glue.
  • the others are the same as in Embodiment 7, except that the back surface of the N-type substrate Nsub is metalized, and the back electrode is led out.
  • the frame connected to the front Pin1 and the exposed pins are connected by conductive glue.
  • the others are the same as in Embodiment 8, except that the back surface of the N-type substrate Nsub is metalized, and the back electrode is led out.
  • the frame connected to the front Pin1 and the exposed pins are connected by conductive glue.
  • the substrate type of the TVS device of the present invention is not limited to the N-type buried layer and the N-type epitaxial layer, and N-type substrate and N-type epitaxial layer, N-type buried layer and P-type epitaxial layer, N-type buried layer and P-type epitaxial layer of suitable concentration and thickness are used.
  • Type substrate and P-type epitaxial layer can also obtain similar electrical characteristic parameters.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Thyristors (AREA)

Abstract

La présente invention concerne un dispositif TVS comprenant une triode verticale servant à déclencher une structure de redresseur au silicium commandé de surface, qui comprend un corps semi-conducteur, le corps semi-conducteur comprenant une structure de redresseur au silicium commandé à jonction de surface et une structure NPN verticale, et l'isolation traversante d'une anode de la structure de redresseur au silicium commandé et du corps semi-conducteur étant reliée par un métal ; quand la structure NPN verticale se rompt, la structure de redresseur au silicium commandé à jonction de surface est déclenchée ; au moyen de l'ajout de la structure de déclenchement, la présente invention fournit une tension ou un courant de manière à réduire la tension de déclenchement et augmenter la tension de maintien, de telle sorte que l'efficacité TVS de la structure de redresseur au silicium commandé se rapproche de l'idéale.
PCT/CN2020/081888 2019-07-01 2020-03-27 Dispositif tvs comprenant une triode verticale servant à déclencher une structure de redresseur au silicium commandé de surface WO2021068462A1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201910583268 2019-07-01
CN201910965446.0A CN110600467A (zh) 2019-07-01 2019-10-12 一种利用纵向三极管触发表面可控硅结构的tvs器件
CN201910965446.0 2019-10-12

Publications (1)

Publication Number Publication Date
WO2021068462A1 true WO2021068462A1 (fr) 2021-04-15

Family

ID=68866620

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/081888 WO2021068462A1 (fr) 2019-07-01 2020-03-27 Dispositif tvs comprenant une triode verticale servant à déclencher une structure de redresseur au silicium commandé de surface

Country Status (2)

Country Link
CN (1) CN110600467A (fr)
WO (1) WO2021068462A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116314277A (zh) * 2023-05-15 2023-06-23 微龛(广州)半导体有限公司 Scr型esd防护器件、电子装置及制备方法

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110600467A (zh) * 2019-07-01 2019-12-20 上海长园维安微电子有限公司 一种利用纵向三极管触发表面可控硅结构的tvs器件
CN111540736B (zh) * 2020-05-19 2023-08-18 上海华虹宏力半导体制造有限公司 Esd结构
CN115346979B (zh) * 2022-10-18 2023-02-21 富芯微电子有限公司 一种基于晶闸管结构的tvs器件及其制造方法

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6844595B2 (en) * 2000-01-11 2005-01-18 Winbond Electronics Corp. Electrostatic discharge protection circuit with high triggering voltage
CN101617452A (zh) * 2007-02-28 2009-12-30 万国半导体股份有限公司 可提供较低电压电路保护的mos晶体管触发暂态电压抑制器
CN102290417A (zh) * 2011-08-24 2011-12-21 浙江大学 一种基于dtscr的瞬态电压抑制器
CN103390618A (zh) * 2013-07-12 2013-11-13 江苏艾伦摩尔微电子科技有限公司 内嵌栅接地nmos触发的可控硅瞬态电压抑制器
CN105633074A (zh) * 2016-03-10 2016-06-01 湖南静芯微电子技术有限公司 一种由反偏二极管触发的双向可控硅器件
US9520389B1 (en) * 2015-07-07 2016-12-13 National Chiao Tung University Silicon-controlled rectifier and an ESD clamp circuit
CN107919355A (zh) * 2017-08-14 2018-04-17 上海领矽半导体有限公司 超低残压低容瞬态电压抑制器及其制造方法
CN108807372A (zh) * 2018-06-07 2018-11-13 湘潭大学 一种低压触发高维持电压可控硅整流器静电释放器件
CN110010602A (zh) * 2019-04-09 2019-07-12 捷捷半导体有限公司 一种低击穿电压放电管及其制作方法
CN110600467A (zh) * 2019-07-01 2019-12-20 上海长园维安微电子有限公司 一种利用纵向三极管触发表面可控硅结构的tvs器件

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101527304B (zh) * 2008-12-08 2010-12-15 上海长园维安微电子有限公司 集成低压低电容tvs器件及其制作方法
CN102983133B (zh) * 2012-11-28 2015-02-25 江南大学 一种双向三路径导通的高压esd保护器件
CN102983136B (zh) * 2012-12-18 2014-12-24 江南大学 一种纵向npn触发的高维持电压的高压esd保护器件
CN108022912A (zh) * 2018-01-17 2018-05-11 上海长园维安微电子有限公司 一种新型低触发电压的双向scr半导体保护器件
CN211125650U (zh) * 2019-07-01 2020-07-28 上海长园维安微电子有限公司 一种利用纵向三极管触发表面可控硅结构的tvs器件

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6844595B2 (en) * 2000-01-11 2005-01-18 Winbond Electronics Corp. Electrostatic discharge protection circuit with high triggering voltage
CN101617452A (zh) * 2007-02-28 2009-12-30 万国半导体股份有限公司 可提供较低电压电路保护的mos晶体管触发暂态电压抑制器
CN102290417A (zh) * 2011-08-24 2011-12-21 浙江大学 一种基于dtscr的瞬态电压抑制器
CN103390618A (zh) * 2013-07-12 2013-11-13 江苏艾伦摩尔微电子科技有限公司 内嵌栅接地nmos触发的可控硅瞬态电压抑制器
US9520389B1 (en) * 2015-07-07 2016-12-13 National Chiao Tung University Silicon-controlled rectifier and an ESD clamp circuit
CN105633074A (zh) * 2016-03-10 2016-06-01 湖南静芯微电子技术有限公司 一种由反偏二极管触发的双向可控硅器件
CN107919355A (zh) * 2017-08-14 2018-04-17 上海领矽半导体有限公司 超低残压低容瞬态电压抑制器及其制造方法
CN108807372A (zh) * 2018-06-07 2018-11-13 湘潭大学 一种低压触发高维持电压可控硅整流器静电释放器件
CN110010602A (zh) * 2019-04-09 2019-07-12 捷捷半导体有限公司 一种低击穿电压放电管及其制作方法
CN110600467A (zh) * 2019-07-01 2019-12-20 上海长园维安微电子有限公司 一种利用纵向三极管触发表面可控硅结构的tvs器件

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116314277A (zh) * 2023-05-15 2023-06-23 微龛(广州)半导体有限公司 Scr型esd防护器件、电子装置及制备方法
CN116314277B (zh) * 2023-05-15 2023-08-22 微龛(广州)半导体有限公司 Scr型esd防护器件、电子装置及制备方法

Also Published As

Publication number Publication date
CN110600467A (zh) 2019-12-20

Similar Documents

Publication Publication Date Title
WO2021068462A1 (fr) Dispositif tvs comprenant une triode verticale servant à déclencher une structure de redresseur au silicium commandé de surface
US20220165725A1 (en) High Voltage ESD Protection Apparatus
US9576945B2 (en) Methods and apparatus for increased holding voltage in silicon controlled rectifiers for ESD protection
US7868387B2 (en) Low leakage protection device
JP3983067B2 (ja) 半導体集積回路の静電保護回路
CN108520875B (zh) 一种高维持电压npnpn型双向可控硅静电防护器件
US9318481B1 (en) Electrostatic discharge protection device
US9786651B2 (en) Electrostatic discharge device
WO2012119788A1 (fr) Circuit intégré incluant un redresseur commandé au silicium
US9991369B2 (en) ESD protection SCR device
CN105556667B (zh) 用于高hbm esd保护能力的横向二极管和垂直scr混合结构
KR101315990B1 (ko) 정전기 방전 보호 장치
CN102738144B (zh) 静电放电防护装置及其静电放电防护电路
KR20140141848A (ko) Esd 트랜지스터
CN107799517A (zh) 用于半导体结构的esd装置
US11869885B2 (en) Silicon controlled rectifier
US8829565B1 (en) High voltage electrostatic discharge protection device
CN211125650U (zh) 一种利用纵向三极管触发表面可控硅结构的tvs器件
KR20090098237A (ko) 높은 홀딩 전압을 갖는 스택형 실리콘 제어 정류기를구비한 정전기 방전 보호소자
US11699696B2 (en) Silicon-controlled rectifier with back-to-back diodes
US20070120191A1 (en) High trigger current electrostatic discharge protection device
US10186506B2 (en) Electrostatic discharge circuit
US10700057B1 (en) Double-integrated silicon control rectifier transistor and related methods
US9991173B2 (en) Bidirectional semiconductor device for protection against electrostatic discharges
KR102361561B1 (ko) 향상된 스냅백 특성을 갖는 정전기 방전 보호소자

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20874539

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20874539

Country of ref document: EP

Kind code of ref document: A1