WO2020172968A1 - 阵列基板及具有该阵列基板的显示装置 - Google Patents

阵列基板及具有该阵列基板的显示装置 Download PDF

Info

Publication number
WO2020172968A1
WO2020172968A1 PCT/CN2019/083071 CN2019083071W WO2020172968A1 WO 2020172968 A1 WO2020172968 A1 WO 2020172968A1 CN 2019083071 W CN2019083071 W CN 2019083071W WO 2020172968 A1 WO2020172968 A1 WO 2020172968A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
metal
display area
thickness
array substrate
Prior art date
Application number
PCT/CN2019/083071
Other languages
English (en)
French (fr)
Inventor
张福阳
Original Assignee
武汉华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 武汉华星光电半导体显示技术有限公司 filed Critical 武汉华星光电半导体显示技术有限公司
Priority to US16/476,947 priority Critical patent/US11456429B2/en
Publication of WO2020172968A1 publication Critical patent/WO2020172968A1/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/124—Insulating layers formed between TFT elements and OLED elements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K77/00—Constructional details of devices covered by this subclass and not covered by groups H10K10/80, H10K30/80, H10K50/80 or H10K59/80
    • H10K77/10—Substrates, e.g. flexible substrates
    • H10K77/111—Flexible substrates
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B27/00—Layered products comprising a layer of synthetic resin
    • B32B27/06—Layered products comprising a layer of synthetic resin as the main or only constituent of a layer, which is next to another layer of the same or of a different material
    • B32B27/08—Layered products comprising a layer of synthetic resin as the main or only constituent of a layer, which is next to another layer of the same or of a different material of synthetic resin
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B27/00—Layered products comprising a layer of synthetic resin
    • B32B27/28—Layered products comprising a layer of synthetic resin comprising synthetic resins not wholly covered by any one of the sub-groups B32B27/30 - B32B27/42
    • B32B27/281—Layered products comprising a layer of synthetic resin comprising synthetic resins not wholly covered by any one of the sub-groups B32B27/30 - B32B27/42 comprising polyimides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/131—Interconnections, e.g. wiring lines or terminals
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2255/00—Coating on the layer surface
    • B32B2255/10—Coating on the layer surface on synthetic resin layer or on natural or synthetic rubber layer
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2255/00—Coating on the layer surface
    • B32B2255/20—Inorganic coating
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2255/00—Coating on the layer surface
    • B32B2255/20—Inorganic coating
    • B32B2255/205—Metallic coating
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2307/00—Properties of the layers or laminate
    • B32B2307/20—Properties of the layers or laminate having particular electrical or magnetic properties, e.g. piezoelectric
    • B32B2307/204—Di-electric
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2307/00—Properties of the layers or laminate
    • B32B2307/20—Properties of the layers or laminate having particular electrical or magnetic properties, e.g. piezoelectric
    • B32B2307/206—Insulating
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2307/00—Properties of the layers or laminate
    • B32B2307/70—Other properties
    • B32B2307/724—Permeability to gases, adsorption
    • B32B2307/7242—Non-permeable
    • B32B2307/7244—Oxygen barrier
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2307/00—Properties of the layers or laminate
    • B32B2307/70—Other properties
    • B32B2307/724—Permeability to gases, adsorption
    • B32B2307/7242—Non-permeable
    • B32B2307/7246—Water vapor barrier
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2457/00—Electrical equipment
    • B32B2457/20—Displays, e.g. liquid crystal displays, plasma displays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K2102/00—Constructional details relating to the organic devices covered by this subclass
    • H10K2102/301—Details of OLEDs
    • H10K2102/311—Flexible OLED
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/80—Constructional details
    • H10K59/87—Passivation; Containers; Encapsulations
    • H10K59/873—Encapsulations

Definitions

  • the invention relates to the fields of displays and the like, in particular to an array substrate and a display device having the array substrate.
  • AMOLED active matrix organic light-emitting diode
  • the structure design of the ultra-narrow lower frame can be realized, but the lower frame of the display panel needs to be bent to make the display area of the display panel unchanged, and the non-display area bends To the back of the display panel.
  • the metal traces in the bending area are subjected to stress and deformation due to bending, which may easily cause the metal traces to break. Therefore, how to ensure the reliability of the metal wiring in the bending area, that is, not to damage the metal wiring due to bending, is an urgent problem to be solved.
  • the present invention provides an array substrate and a display device having the array substrate.
  • the stress distribution in the bending area during bending can be improved, so that the metal Avoid breaking when the wire is bent.
  • the present invention provides an array substrate including a display area and a non-display area, the non-display area has a bending area connected to the display area; a first base layer, from the display area The area extends to the bending area; the water and oxygen barrier layer is provided on the first base layer of the display area; the second base layer is provided on the water and oxygen barrier layer of the display area and the bending area On the first base layer; metal traces are provided above the second base layer and extend from the display area to the bending area.
  • the array substrate in the display area and the bending area, further includes a buffer structure layer disposed on the second base layer; a first gate insulating layer is disposed on the buffer structure A second gate insulating layer, which is arranged on the first gate insulating layer; a dielectric layer, which is arranged on the second gate insulating layer, and the metal wiring is arranged on the dielectric layer On; and a planarization structure layer, which is provided on the dielectric layer and the metal traces.
  • the buffer structure layer includes a first buffer layer, which is provided on the second base layer; a second buffer layer, which is provided on the first buffer layer; and a third buffer layer, which is provided on the On the second buffer layer; the material used for the first buffer layer is silicon dioxide, the material used for the second buffer layer is silicon oxynitride, and the material used for the third buffer layer is silicon dioxide.
  • the thickness of the first buffer layer is 450nm-550nm; the thickness of the second buffer layer is 35nm-45nm; the thickness of the third buffer layer is 180nm-220nm
  • the planarization structure layer includes a first planarization layer, which is provided on the dielectric layer and the metal trace; a second planarization layer, which is provided on the first planarization layer.
  • the first planarization layer and the second planarization layer are made of polyimide; the thickness of the first planarization layer is 1 ⁇ m-2 ⁇ m; the thickness of the second planarization layer is 2 ⁇ m -4 ⁇ m.
  • the array substrate further includes an active layer disposed on the buffer structure layer, the active layer having a source region and a drain region; a first gate An electrode layer, which is arranged on the first gate insulating layer; a second gate layer, which is arranged on the second gate insulating layer; a source electrode and a drain electrode, the source electrode extends from the metal trace To the source region of the active layer, the drain extends from the metal trace to the drain region of the active layer; the anode trace is provided on the planarization structure layer and connected to the ⁇ Said drain.
  • the anode wiring includes a first protective layer; a first metal layer is provided on the first protective layer; a second protective layer is provided on the first metal layer;
  • the thickness of the first protective layer is 10nm-20nm, the thickness of the first metal layer is 90nm-110nm; the thickness of the second protective layer is 10nm-20nm.
  • the materials used for the first base layer and the second base layer are both polyimide; the thickness of the first base layer is 5-15um; the thickness of the second base layer is 5- 15um.
  • the metal trace includes a second metal layer; a third metal layer is provided on the second metal layer; a fourth metal layer is provided on the third metal layer;
  • the thickness of the second metal layer is 70nm-90nm
  • the thickness of the third metal layer is 550nm-650nm
  • the thickness of the fourth metal layer is 70nm-90nm.
  • the material used for the water and oxygen barrier layer includes at least one of silicon oxide, silicon nitride, and amorphous silicon.
  • the invention also provides a display device having the array substrate.
  • the array substrate and the display device with the array substrate of the present invention only provide a water and oxygen barrier layer in the display area, and at the same time, design a more reasonable functional layer, which can effectively improve bending when bending.
  • the stress distribution in the bending area prevents the metal trace from breaking when the metal trace is bent.
  • the layered structure of titanium-aluminum-titanium is used for the metal wiring, which can further strengthen the strength of the metal wiring, so as to improve the deformation of the metal wiring when the metal wiring is bent.
  • FIG. 1 is a schematic diagram of the structure of an array substrate according to an embodiment of the present invention.
  • FIG. 2 is a schematic diagram of the structure of a metal wiring according to an embodiment of the present invention.
  • FIG. 3 is a schematic diagram of the structure of an anode wiring according to an embodiment of the present invention.
  • the first grassroots level 12 Water and oxygen barrier layer;
  • Second flattening layer 1061 first protective layer
  • the array substrate 10 of the present invention includes a display area 101 and a non-display area 102, and the non-display area 102 has a bending area 1021 connected to the display area 101.
  • the structure of the array substrate 10 includes a first base layer 11, a water and oxygen barrier layer 12, a second base layer 13, and metal wiring 18.
  • the first base layer 11 extends from the display area 101 to the bending area 1021; the water and oxygen barrier layer 12 is disposed on the first base layer 11 in the display area 101, but does not extend to On the first base layer 11 of the bending area 1021; the second base layer 13 is disposed on the water and oxygen barrier layer 12 located in the display area 101 and extends to the first base layer located in the bending area 1021 11 on.
  • the metal trace 18 is disposed above the second base layer 13 and extends from the display area 101 to the bending area 1021.
  • a first base layer 11 is first formed of polyimide, and the thickness of the first base layer 11 is 5-15 um, preferably 10 um. Then on the first base layer 11 of the display area 101, at least one of silicon oxide, silicon nitride, and amorphous silicon is deposited to form the water and oxygen barrier layer 12, and the thickness of the water and oxygen barrier layer 12 is 500nm. Afterwards, a second base layer 13 is fabricated on the water and oxygen barrier layer 12 of the display area 101 and the first base layer 11 of the bending area 1021. The second base layer 13 and the first base layer 11 are made of the same material, which is also Polyimide.
  • the thickness of the second base layer 13 is 5-15 um, and in the display area 101, the thickness of the second base layer 13 is preferably 10 um.
  • at least one of silicon oxide, silicon nitride, and amorphous silicon is deposited only on the first base layer 11 of the display area 101. Therefore, in the bending area 1021, there is no water and oxygen barrier layer 12 corresponding to the metal trace 18, so that the neutral surface can be as close as possible to the metal trace 18 or the neutral surface when bending. Into the layer where the metal trace 18 is located, to improve the stress generated when the metal trace 18 is bent, and avoid the phenomenon of the metal trace 18 from being broken.
  • the structure of the array substrate 10 further includes a buffer structure layer 14, a first gate insulating layer 15, a second gate insulating layer 16, a dielectric layer 17, a planarization structure Layer 19.
  • the structure of the array substrate 10 further includes an active layer 101, a first gate layer 102, a second gate layer 103, a source 104 and a drain 105, and an anode wiring 106.
  • the structure of the array substrate 10 will be described in detail below with reference to FIG. 1.
  • the buffer structure layer 14 is provided on the second base layer 13; the buffer structure layer 14 is provided with a first buffer layer 141, a second buffer layer 142 and a third buffer layer 143.
  • a silicon oxide material is deposited on the second base layer 13 to form the first buffer layer 141, and the thickness of the first buffer layer 141 is 450 nm-550 nm, preferably 500 nm.
  • a silicon nitride material is deposited on the first buffer layer 141 to form a second buffer layer 142.
  • the thickness of the second buffer layer 142 is 35 nm-45 nm, preferably 40 nm.
  • a silicon oxide material is deposited on the second buffer layer 142 to form a third buffer layer 143, and the thickness of the third buffer layer 143 is 180 nm-220 nm, preferably 200 nm.
  • the active layer 101 is disposed on the buffer structure layer 14 of the display area 101; the active layer 101 is doped with P+ ions, and the active layer 101 has a source region 1011 and a drain region 1012; The thickness is 45nm-55nm, preferably 50nm.
  • the first gate insulating layer 15 is formed on the active layer 101 and the third buffer layer 143.
  • a silicon oxide material is deposited on the active layer 101 and the third buffer layer 143 to form the first gate insulating layer 15 with a thickness of 135 nm-145 nm, preferably 140 nm.
  • the first gate layer 102 is disposed on the first gate insulating layer 15 of the display area 101; in specific preparation, metal molybdenum is deposited on the first gate insulating layer 15 to form the first gate
  • the thickness of the first gate layer 102 is 240 nm-260 nm, preferably 250 nm.
  • the second gate insulating layer 16 is disposed on the first gate insulating layer 15 and at the same time covers the first gate layer 102 of the display area 101.
  • a silicon nitride material is deposited on the first gate layer 102 and the first gate insulating layer 15 to form the second gate insulating layer 16, with a thickness of 135nm-145nm, preferably 140nm.
  • the second gate layer 103 is disposed on the second gate insulating layer 16 of the display area 101; during specific preparation, metal molybdenum is deposited on the second gate insulating layer 16 to form the second gate
  • the thickness of the second gate electrode layer 103 is 240 nm-260 nm, preferably 250 nm.
  • the dielectric layer 17 is disposed on the second gate insulating layer 16 and covers the second gate layer 103 of the display area 101. During specific preparation, a silicon oxide material is deposited on the second gate insulating layer. The dielectric layer 17 is formed on the second gate insulating layer 16 and the second gate layer 103, and the thickness of the dielectric layer 17 is 450 nm-550 nm, preferably 500 nm. Then, a through hole is formed in the display area 101, and the dielectric layer 17 penetrates to the active layer 101. One through hole corresponds to the source region 1011, and the other through hole corresponds to the drain region 1012.
  • the metal trace 18 is disposed on the dielectric layer 17. As shown in FIG. 2, the metal trace 18 includes a second metal layer 181, a third metal layer 182 and a fourth metal layer 183 in sequence.
  • titanium metal is deposited in the through hole and on the dielectric layer 17 to form the second metal layer 181, with a thickness of 70nm-90nm, preferably 80nm; after that, a layer of aluminum metal is deposited to form the third metal layer 182 , The thickness is 550nm-650nm, preferably 600nm; then, metal titanium is deposited to form the fourth metal layer 183, the thickness is 40nm-60nm, preferably 50nm, and the structure of the metal trace 18 finally formed is titanium-aluminum-titanium The layered structure.
  • the metal trace 18 in the via hole corresponds to the source region 1011 as the source 104 and corresponds to the drain region 1012 as the drain 105.
  • the layered structure of titanium-aluminum-titanium can further enhance the strength of the metal trace 18 to improve the stress generated when the metal trace 18 is bent and avoid the phenomenon of the metal trace 18 from being broken.
  • the planarization structure layer 19 is disposed on the dielectric layer 17 and the metal wiring 18.
  • the planarization structure layer 19 includes a first planarization layer 191 and a second planarization layer 192.
  • the first planarization layer 191 is disposed on the dielectric layer 17 and the metal trace 18;
  • Two planarization layers 192 are provided on the first planarization layer 191;
  • the materials of the first planarization layer 191 and the second planarization layer 192 are both polyimide.
  • a polyimide material is deposited on the dielectric layer 17 and the metal wiring 18 to form a first planarization layer 191, and the first planarization layer
  • the thickness of 191 is 1 ⁇ m-2 ⁇ m, preferably 1.5 ⁇ m.
  • the polyimide material is deposited again to form the second planarization layer 192, the thickness of the second planarization layer 192 is 2 ⁇ m-4 ⁇ m, preferably 3 ⁇ m.
  • Forming two planarization layers by secondary deposition can further improve the flatness of the planarization structure layer 19.
  • a connection hole is opened on the planarization structure layer 19, and the connection hole penetrates from the planarization structure layer 19 to the surface of the drain 105, so that the drain 105 is exposed in the connection hole.
  • the anode wiring 106 is disposed on the planarization structure layer 19 and connected to the drain 105. As shown in FIG. 3, the anode wiring 106 includes a first protective layer 1061, a first metal layer 1062 and a second protective layer 1063.
  • indium tin oxide material is deposited on the second planarization layer 192 and the connecting holes to form the first protective layer 1061, the thickness of which is 10nm-20nm, preferably 15nm; and a layer of metallic silver is deposited to form
  • the thickness of the first metal layer 1062 is 90nm-110nm, preferably 100nm; after that, indium tin oxide material is deposited to form the second protective layer 1063, and the thickness is 10nm-20nm, preferably 15nm; the final anode trace is formed 106 is a layered structure of indium tin oxide-silver-indium tin oxide.
  • This embodiment also discloses a display device 1 including the array substrate 10 described in this embodiment.
  • the main design point of the present invention lies in the array substrate 10.
  • other structures or devices of the display device 1 such as the color filter substrate and the packaging film layer, it will not be repeated.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Geometry (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

一种阵列基板（10）及具有该阵列基板（10）的显示装置（1），阵列基板（10）包括显示区（101）和非显示区（102），非显示区（102）中具有连接于显示区（101）的弯折区（1021）；第一基层（11），从显示区（101）延伸至弯折区（1021）；水氧阻隔层（12）设置于显示区（101）的第一基层（11）上；第二基层（13）设于显示区（101）的水氧阻隔层（12）上以及弯折区（1021）的第一基层（11）上；金属走线（18）设于第二基层（13）上方，且从显示区（101）延伸至弯折区（1021）。通过只在显示区（101）内设置水氧阻隔层（12），同时，设计更加合理的功能层，能够有效的改善了弯折时弯折区（1021）中的应力分布，以使金属走线（18）在弯折时，避免了金属走线（18）发生断裂现象。

Description

阵列基板及具有该阵列基板的显示装置 技术领域
本发明涉及显示器等领域，具体为一种阵列基板及具有该阵列基板的显示装置。
 背景技术
随着有源矩阵有机发光二极体（AMOLED）显示技术的发展，人们对显示面板的要求越来越高，特别是对于显示面板边框的设计要求越来越高，如窄边框设计，特别是更窄的下边框设计。
理论上来讲，如果AMOLED采用柔性基板，可以实现超窄下边框的结构设计的，但是需要在显示面板的下边框处发生弯折，使显示面板的显示区不变，而使非显示区弯折到显示面板的后侧。在实际的制备过程中，具有诸多的难点，特别是在弯折过程中，弯折区内的金属走线因弯折而产生应力，发生形变，容易导致金属走线断裂。因此，如何保证弯折区内的金属走线的可靠性，即不会因为弯折导致金属走线损坏，是亟需解决的问题。
 技术问题
为解决上述技术问题：本发明提供一种阵列基板及具有该阵列基板的显示装置，通过只在显示区内设置水氧阻隔层，能够改善弯折时弯折区中的应力分布，以使金属走线在弯折时，避免断裂。
 技术解决方案
解决上述问题的技术方案是：本发明提供一种阵列基板，包括显示区和非显示区，所述非显示区中具有连接于所述显示区的弯折区；第一基层，从所述显示区延伸至所述弯折区；水氧阻隔层，设置于所述显示区的所述第一基层上；第二基层，设于所述显示区的水氧阻隔层上以及所述弯折区的所述第一基层上；金属走线，设于所述第二基层上方，且从所述显示区延伸至所述弯折区。
在本发明一实施例中，在所述显示区和弯折区，所述阵列基板还包括缓冲结构层，设于所述第二基层上；第一栅极绝缘层，设于所述缓冲结构层上；第二栅极绝缘层，设于所述第一栅极绝缘层上；介电层，设于所述第二栅极绝缘层上，所述金属走线设于所述介电层上；以及平坦化结构层，设于所述介电层和所述金属走线上。
在本发明一实施例中，所述缓冲结构层包括第一缓冲层，设于所述第二基层上；第二缓冲层，设于所述第一缓冲层上；第三缓冲层，设于所述第二缓冲层上；所述第一缓冲层所用材料为二氧化硅，所述第二缓冲层所用材料为氮氧化硅，所述第三缓冲层所用材料为二氧化硅。
在本发明一实施例中，所述第一缓冲层的厚度为450nm-550nm；所述第二缓冲层的厚度为35nm-45nm；所述第三缓冲层的厚度为180nm-220nm
在本发明一实施例中，所述平坦化结构层包括第一平坦化层，设于所述介电层和所述金属走线上；第二平坦化层，设于所述第一平坦化层上；所述第一平坦化层和第二平坦化层所用材料均为聚酰亚胺；所述第一平坦化层的厚度为1μm-2μm；所述第二平坦化层的厚度为2μm -4μm。
在本发明一实施例中，在所述显示区，所述阵列基板还包括有源层，设于所述缓冲结构层上，所述有源层具有源极区和漏极区；第一栅极层，设于所述第一栅极绝缘层上；第二栅极层，设于所述第二栅极绝缘层上；源极和漏极，所述源极从所述金属走线延伸至所述有源层的源极区，所述漏极从所述金属走线延伸至所述有源层的漏极区；阳极走线，设于所述平坦化结构层上且连接至所述漏极。
在本发明一实施例中，所述阳极走线包括第一保护层；第一金属层，设于所述第一保护层上；第二保护层，设于所述第一金属层上；所述第一保护层的厚度为10nm-20nm，所述第一金属层的厚度为90nm-110nm；所述第二保护层的厚度为10nm-20nm。
在本发明一实施例中，所述第一基层和所述第二基层所用材料均为聚酰亚胺；所述第一基层的厚度为5-15um；所述第二基层的厚度为5-15um。
在本发明一实施例中，所述金属走线包括第二金属层；第三金属层，设于所述第二金属层上；第四金属层，设于所述第三金属层上；所述第二金属层的厚度为70nm-90nm，所述第三金属层的厚度为550nm-650nm；所述第四金属层的厚度为70nm-90nm。
在本发明一实施例中，所述水氧阻隔层所用材料包括氧化硅、氮化硅、非晶硅中的至少一种。
本发明还提供了一种显示装置，具有所述的阵列基板。
 有益效果
本发明的优点是：本发明的阵列基板及具有该阵列基板的显示装置，通过只在显示区内设置水氧阻隔层，同时，设计更加合理的功能层，能够有效的改善了弯折时弯折区中的应力分布，以使金属走线在弯折时，避免了金属走线发生断裂现象。同时金属走线选用钛-铝-钛的层状结构，能够进一步加强金属走线的强度，以改善所述金属走线在弯折时产生的形变。
 附图说明
为了更清楚地说明本发明实施例中的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
下面结合附图和实施例对本发明作进一步解释。
图1是本发明实施例的阵列基板的结构示意图。
图2是本发明实施例的金属走线的结构示意图。
图3是本发明实施例的阳极走线的结构示意图。
附图标记：
1显示装置；
10阵列基板；                   101显示区；
102非显示区；                  1021弯折区；
11第一基层；                   12水氧阻隔层；
13第二基层；                   14缓冲结构层；
15第一栅极绝缘层；             16第二栅极绝缘层；
17介电层；                     18金属走线；
19平坦化结构层；               101有源层；
102第一栅极层；                103第二栅极层；
104源极；                      105漏极；
106阳极走线；                  141第一缓冲层；
142第二缓冲层；                143第三缓冲层；
181第二金属层；                182第三金属层；
183第四金属层；                191第一平坦化层；
192第二平坦化层；               1061第一保护层；
1062第一金属层；                1063第二保护层；
1011源极区；                    1012漏极区。
 本发明的实施方式
下面详细描述本发明的实施方式，所述实施方式的示例在附图中示出，其中自始至终相同或类似的标号表示相同或类似的元件或具有相同或类似功能的元件。下面通过参考附图描述的实施方式是示例性的，仅用于解释本发明，而不能理解为对本发明的限制。
以下实施例的说明是参考附加的图式，用以例示本发明可用以实施的特定实施例。本发明所提到的方向用语，例如「上」、「下」、「前」、「后」、「左」、「右」、「顶」、「底」等，仅是参考附加图式的方向。因此，使用的方向用语是用以说明及理解本发明，而非用以限制本发明。
如图1所示，在一实施例中：本发明的阵列基板10包括显示区101和非显示区102，所述非显示区102具有连接于所述显示区101的弯折区1021。
所述阵列基板10的结构包括第一基层11、水氧阻隔层12、第二基层13、金属走线18。所述第一基层11从所述显示区101延伸至所述弯折区1021；所述水氧阻隔层12设置于位于所述显示区101的所述第一基层11上，而未延伸至位于所述弯折区1021的第一基层11上；所述第二基层13设于位于所述显示区101的水氧阻隔层12上以及延伸至位于所述弯折区1021的所述第一基层11上。所述金属走线18设于所述第二基层13上方，且从所述显示区101延伸至所述弯折区1021。
在具体制备时，先用聚酰亚胺形成一第一基层11，所述第一基层11的厚度为5-15um，优选为10 um。然后在所述显示区101的第一基层11上，沉积氧化硅、氮化硅、非晶硅中的至少一种材料形成所述水氧阻隔层12，所述水氧阻隔层12的厚度为500nm。之后，在所述显示区101的水氧阻隔层12以及所述弯折区1021的第一基层11上制作第二基层13，所述第二基层13和第一基层11所用材料相同，也为聚酰亚胺。所述第二基层13的厚度为5-15um，在所述显示区101，所述第二基层13的厚度优选为10 um。本实施例中，氧化硅、氮化硅、非晶硅中的至少一种只沉积在所述显示区101的所述第一基层11上。因此，在所述弯折区1021，没有与所述金属走线18对应的水氧阻隔层12，这样在弯折时，中性面能够尽量的靠近所述金属走线18或者中性面落入所述金属走线18所在层，以改善所述金属走线18在弯折时产生的应力，避免了金属走线18发生断裂的现象。
在所述显示区101和弯折区1021，所述阵列基板10的结构还包括缓冲结构层14、第一栅极绝缘层15、第二栅极绝缘层16、介电层17、平坦化结构层19。在所述显示区101，所述阵列基板10的结构还包括有源层101、第一栅极层102、第二栅极层103、源极104和漏极105以及阳极走线106。
下面结合附图1详细说明所述阵列基板10的结构。
所述缓冲结构层14设于所述第二基层13上；所述缓冲结构层14设置有第一缓冲层141、第二缓冲层142以及第三缓冲层143。在具体制备时，在所述第二基层13上沉积氧化硅材料形成第一缓冲层141，所述第一缓冲层141的厚度为450nm-550nm，优选为500nm。之后，在所述第一缓冲层141上沉积氮化硅材料形成第二缓冲层142，所述第二缓冲层142的厚度为35nm-45nm，优选为40nm。之后，在所述第二缓冲层142上沉积氧化硅材料形成第三缓冲层143，所述第三缓冲层143的厚度为180nm-220nm，优选为200nm。
所述有源层101设于所述显示区101的缓冲结构层14上；所述有源层101采用P+离子掺杂，所述有源层101具有源极区1011和漏极区1012；其厚度为45nm-55nm，优选为50nm。
所述第一栅极绝缘层15形成于所述有源层101以及所述第三缓冲层143上。在具体制备时，在所述有源层101以及所述第三缓冲层143上沉积氧化硅材料形成所述第一栅极绝缘层15，其厚度为135nm-145nm，优选为140nm。
所述第一栅极层102设于所述显示区101的第一栅极绝缘层15上；在具体制备时，沉积金属钼于所述第一栅极绝缘层15形成所述第一栅极层102，所述第一栅极层102的厚度为240nm-260nm，优选为250nm。
所述第二栅极绝缘层16设于所述第一栅极绝缘层15上，同时包覆在所述显示区101的第一栅极层102上。在具体制备时，在所述第一栅极层102以及所述第一栅极绝缘层15上沉积氮化硅材料形成所述第二栅极绝缘层16，其厚度为135nm-145nm，优选为140nm。
所述第二栅极层103设于所述显示区101的第二栅极绝缘层16上；在具体制备时，沉积金属钼于所述第二栅极绝缘层16形成所述第二栅极层103，所述第二栅极层103的厚度为240nm-260nm，优选为250nm。
所述介电层17设于所述第二栅极绝缘层16上，且包覆在所述显示区101的第二栅极层103上，在具体制备时，沉积氧化硅材料于所述第二栅极绝缘层16和所述第二栅极层103上形成所述介电层17，所述介电层17的厚度为450nm-550nm，优选为500nm。之后形成在显示区101形成通孔，所述通孔所述介电层17贯穿至所述有源层101，其中一通孔对应所述源极区1011，其中另一通孔对应漏极区1012。
所述金属走线18设于所述介电层17上，如图2所示，所述金属走线18依次包括第二金属层181、第三金属层182和第四金属层183。在具体制备时，在所述通孔内以及介电层17上沉积金属钛形成第二金属层181，厚度为70nm-90nm，优选为80nm；之后再沉积一层铝金属形成第三金属层182，厚度为550nm-650nm，优选为600nm；之后再沉积金属钛形成第四金属层183，厚度为40nm-60nm，优选为50nm，最终形成的所述金属走线18的结构为钛-铝-钛的层状结构。在所述通孔内的所述金属走线18，对应于所述源极区1011的作为源极104，对应于所述漏极区1012的作为漏极105。钛-铝-钛的层状结构，能够进一步加强金属走线18的强度，以改善所述金属走线18在弯折时产生的应力，避免金属走线18发生断裂的现象。
所述平坦化结构层19设于所述介电层17和所述金属走线18上。所述平坦化结构层19包括第一平坦化层191、第二平坦化层192，所述第一平坦化层191设于所述介电层17和所述金属走线18上；所述第二平坦化层192设于所述第一平坦化层191上；所述第一平坦化层191和第二平坦化层192所用材料均为聚酰亚胺。具体的，当所述金属走线18制备完成后，在所述介电层17和所述金属走线18上沉积聚酰亚胺材料形成第一平坦化层191，所述第一平坦化层191的厚度为1μm-2μm，优选为1.5μm。之后再次沉积聚酰亚胺材料形成第二平坦化层192，所述第二平坦化层192的厚度为2μm -4μm，优选为3μm。二次沉积形成两层平坦化层能够进一步提高所述平坦化结构层19的平坦度。之后在所述平坦化结构层19上开设连接孔，所述连接孔从所述平坦化结构层19贯穿至所述漏极105的表面，使所述漏极105裸露在所述连接孔中。
所述阳极走线106设于所述平坦化结构层19上且连接至所述漏极105。如图3所示，所述阳极走线106包括第一保护层1061、第一金属层1062以及第二保护层1063。在制备过程中，在所述第二平坦化层192以及所述连接孔中沉积氧化铟锡材料形成第一保护层1061，其厚度为10nm-20nm，优选为15nm；再沉积一层金属银形成第一金属层1062，其厚度为90nm-110nm，优选为100nm；之后再沉积氧化铟锡材料形成第二保护层1063，其厚度为10nm-20nm，优选为15nm；最终形成的所述阳极走线106为氧化铟锡-银-氧化铟锡的层状结构。
本实施例还公开了一种显示装置1，包括本实施例中所述的阵列基板10。当然本发明的主要设计要点在于阵列基板10，至于显示装置1的其他结构或器件，如彩膜基板、封装薄膜层就不在一一赘述。
以上仅为本发明的较佳实施例而已，并不用以限制本发明，凡在本发明的精神和原则之内所作的任何修改、等同替换和改进等，均应包含在本发明的保护范围之内。

Claims (10)

  1. 一种阵列基板，其包括
    显示区和非显示区，所述非显示区具有连接于所述显示区的弯折区；
    第一基层，从所述显示区延伸至所述弯折区；
    水氧阻隔层，设置于位于所述显示区的所述第一基层上；
    第二基层，设于所述显示区的水氧阻隔层上以及所述弯折区的所述第一基层上；以及
    金属走线，设于所述第二基层上方，且从所述显示区延伸至所述弯折区。
  2. 根据权利要求1所述的阵列基板，其中，在所述显示区和弯折区，所述阵列基板还包括
    缓冲结构层，设于所述第二基层上；
    第一栅极绝缘层，设于所述缓冲结构层上；
    第二栅极绝缘层，设于所述第一栅极绝缘层上；
    介电层，设于所述第二栅极绝缘层上，所述金属走线设于所述介电层上；以及
    平坦化结构层，设于所述介电层和所述金属走线上。
  3. 根据权利要求2所述的阵列基板，其中，所述缓冲结构层包括
    第一缓冲层，设于所述第二基层上；
    第二缓冲层，设于所述第一缓冲层上；以及
    第三缓冲层，设于所述第二缓冲层上；
    其中所述第一缓冲层所用材料为二氧化硅，所述第二缓冲层所用材料为氮氧化硅，所述第三缓冲层所用材料为二氧化硅；
    所述第一缓冲层的厚度为450nm-550nm；所述第二缓冲层的厚度为35nm-45nm；所述第三缓冲层的厚度为180nm-220nm。
  4. 根据权利要求2所述的阵列基板，其中，所述平坦化结构层包括
    第一平坦化层，设于所述介电层和所述金属走线上；以及
    第二平坦化层，设于所述第一平坦化层上；
    其中所述第一平坦化层和第二平坦化层所用材料均为聚酰亚胺；
    所述第一平坦化层的厚度为1μm-2μm；所述第二平坦化层的厚度为2μm -4μm。
  5. 根据权利要求2所述的阵列基板，其中，在所述显示区，所述阵列基板还包括
    有源层，设于所述缓冲结构层上，所述有源层具有源极区和漏极区；
    第一栅极层，设于所述第一栅极绝缘层上；
    第二栅极层，设于所述第二栅极绝缘层上；
    源极和漏极，所述源极从所述金属走线延伸至所述有源层的源极区，所述漏极从所述金属走线延伸至所述有源层的漏极区；以及
    阳极走线，设于所述平坦化结构层上且连接至所述漏极。
  6. 根据权利要求1所述的阵列基板，其中，所述阳极走线包括
    第一保护层；
    第一金属层，设于所述第一保护层上；以及
    第二保护层，设于所述第一金属层上；
    其中所述第一保护层的厚度为10nm-20nm，所述第一金属层的厚度为90nm-110nm；
    所述第二保护层的厚度为10nm-20nm。
  7. 根据权利要求1所述的阵列基板，其中，所述第一基层和所述第二基层所用材料均为聚酰亚胺；所述第一基层的厚度为5-15um；所述第二基层的厚度为5-15um。
  8. 根据权利要求1所述的阵列基板，其中，所述金属层包括
    第二金属层；
    第三金属层，设于所述第二金属层上；以及
    第四金属层，设于所述第三金属层上；
    其中所述第二金属层的厚度为70nm-90nm，所述第三金属层的厚度为550nm-650nm；
    所述第四金属层的厚度为40nm-60nm。
  9. 根据权利要求1所述的阵列基板，其中，所述水氧阻隔层所用材料包括氧化硅、氮化硅、非晶硅中的至少一种。
  10. 一种显示装置，其具有如权利要求1所述的阵列基板。
PCT/CN2019/083071 2019-02-27 2019-04-17 阵列基板及具有该阵列基板的显示装置 WO2020172968A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/476,947 US11456429B2 (en) 2019-02-27 2019-04-17 Array substrate and display device having the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910147672.8 2019-02-27
CN201910147672.8A CN109873003A (zh) 2019-02-27 2019-02-27 阵列基板及具有该阵列基板的显示装置

Publications (1)

Publication Number Publication Date
WO2020172968A1 true WO2020172968A1 (zh) 2020-09-03

Family

ID=66919381

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/083071 WO2020172968A1 (zh) 2019-02-27 2019-04-17 阵列基板及具有该阵列基板的显示装置

Country Status (3)

Country Link
US (1) US11456429B2 (zh)
CN (1) CN109873003A (zh)
WO (1) WO2020172968A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220008992A (ko) * 2020-07-14 2022-01-24 삼성디스플레이 주식회사 표시장치
CN112820743B (zh) * 2021-01-20 2023-11-24 合肥维信诺科技有限公司 显示面板及其制作方法、显示装置
CN114156280B (zh) * 2021-11-29 2023-08-01 武汉华星光电半导体显示技术有限公司 一种显示面板及其制备方法、移动终端

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9246128B2 (en) * 2013-02-18 2016-01-26 Innolux Corporation Organic light emitting diode display device having metal enclosing wall
CN105810716A (zh) * 2016-04-01 2016-07-27 友达光电股份有限公司 柔性显示装置及制备方法
CN206022369U (zh) * 2016-08-29 2017-03-15 上海天马微电子有限公司 柔性显示面板
CN107845643A (zh) * 2017-09-25 2018-03-27 上海天马微电子有限公司 一种显示面板及显示装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102650776B (zh) * 2011-08-02 2014-09-03 北京京东方光电科技有限公司 一种液晶显示面板及液晶显示器

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9246128B2 (en) * 2013-02-18 2016-01-26 Innolux Corporation Organic light emitting diode display device having metal enclosing wall
CN105810716A (zh) * 2016-04-01 2016-07-27 友达光电股份有限公司 柔性显示装置及制备方法
CN206022369U (zh) * 2016-08-29 2017-03-15 上海天马微电子有限公司 柔性显示面板
CN107845643A (zh) * 2017-09-25 2018-03-27 上海天马微电子有限公司 一种显示面板及显示装置

Also Published As

Publication number Publication date
CN109873003A (zh) 2019-06-11
US20210408401A1 (en) 2021-12-30
US11456429B2 (en) 2022-09-27

Similar Documents

Publication Publication Date Title
WO2020172965A1 (zh) 阵列基板及具有该阵列基板的显示装置
WO2021190162A1 (zh) 显示基板及其制备方法、显示面板
KR102250584B1 (ko) 유기 발광 표시 장치
KR102340729B1 (ko) 유기 발광 표시 장치
WO2020206721A1 (zh) 显示面板及制作方法、显示模组
US11282914B2 (en) Organic light-emitting diode display panel and display device
CN110767841B (zh) 一种显示基板及其制备方法、显示装置
WO2020172968A1 (zh) 阵列基板及具有该阵列基板的显示装置
US11641772B2 (en) Display device
KR20150041509A (ko) 유기 발광 표시 장치 및 그 제조 방법
US20110227085A1 (en) Substrate for use in display panel, and display panel including same
US11144170B2 (en) Display panel and display module
CN206282888U (zh) 一种柔性显示面板和显示装置
WO2021003871A1 (zh) 柔性阵列基板及柔性显示面板
WO2020124823A1 (zh) 显示面板及显示模组
US20210013270A1 (en) Organic light emitting display panel and organic light emitting display device
WO2020211206A1 (zh) 显示面板和电子设备
KR20160033571A (ko) 유기 발광 표시 장치 및 그의 제조방법
WO2021007977A1 (zh) 触控基板及显示面板
WO2021114474A1 (zh) 一种阵列基板及其制备方法
WO2021227192A1 (zh) 一种显示面板及拼接屏
WO2021184445A1 (zh) Oled显示面板及显示装置
WO2021027247A1 (zh) 显示面板
US20230422561A1 (en) Flexible Display Device and Method of Manufacturing the Same
KR20160079978A (ko) 유기 발광 표시 장치 및 그의 제조방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19916631

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19916631

Country of ref document: EP

Kind code of ref document: A1