Classifications

• • C—CHEMISTRY; METALLURGY
  • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
  • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
  • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
  • C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
  • C23C16/26—Deposition of carbon only
• • C—CHEMISTRY; METALLURGY
  • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
  • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
  • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
  • C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
  • C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
  • C23C16/45523—Pulsed gas flow or change of composition over time
  • C23C16/45525—Atomic layer deposition [ALD]
  • C23C16/45527—Atomic layer deposition [ALD] characterized by the ALD cycle, e.g. different flows or temperatures during half-reactions, unusual pulsing sequence, use of precursor mixtures or auxiliary reactants or activations
  • C23C16/45536—Use of plasma, radiation or electromagnetic fields
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
  • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
  • H10P14/412—Deposition of metallic or metal-silicide materials
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
  • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
  • H10P14/418—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials the conductive layers comprising transition metals
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W20/00—Interconnections in chips, wafers or substrates
  • H10W20/01—Manufacture or treatment
  • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
  • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W20/00—Interconnections in chips, wafers or substrates
  • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
  • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
  • H10W20/425—Barrier, adhesion or liner layers
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10B—ELECTRONIC MEMORY DEVICES
  • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
  • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
  • H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
  • H10P14/43—Chemical deposition, e.g. chemical vapour deposition [CVD]
  • H10P14/432—Chemical deposition, e.g. chemical vapour deposition [CVD] using selective deposition

Definitions

• Embodiments of the present disclosure generally relate to the use of graphene diffusion barriers to prevent diffusion of elements across a boundary. Additional embodiments of the present disclosure relate to electronic devices which comprise graphene diffusion barriers.
• One or more embodiments of the disclosure are directed to a method of forming an electronic device.
• the method comprises forming a graphene barrier layer on a substrate surface.
• a fill layer is deposited over the graphene barrier layer.
• the graphene barrier layer prevents diffusion of at least one element between the fill layer and the substrate surface.
• Additional embodiments of the disclosure are directed to a method of forming an electronic device.
• the method comprises forming a graphene barrier layer on a substrate surface comprising Al 2 0 3 .
• the graphene barrier layer has a thickness in a range of about 15 A to about 100 A.
• An amorphous silicon layer is formed on the graphene barrier layer.
• the amorphous silicon layer is exposed to a tungsten precursor to form a tungsten layer by atomic substitution.
• the tungsten precursor comprises WF 6 .
• the graphene barrier layer prevents diffusion of fluorine into the substrate surface.
• FIG. 1 A perspective view of an electronic device
• FIG. 1 A perspective view of an electronic device
• FIG. 1 A perspective view of an electronic device
• FIG. 1 A perspective view of an electronic device
• FIG. 1 A perspective view of an electronic device
• FIG. 1 A perspective view of an electronic device
• FIG. 1 A perspective view of an electronic device
• FIG. 1 A perspective view of the disclosure.
• FIG. 1 illustrates a cross-sectional view of a substrate during processing according to one or more embodiments described herein; and [0010] FIG. 2 illustrates a system that can be used to process a substrate according to one or more embodiments described herein.
• the term“substrate” refers to a surface, or portion of a surface, upon which a process acts. It will also be understood by those skilled in the art that reference to a substrate can also refer to only a portion of the substrate, unless the context clearly indicates otherwise. Additionally, reference to depositing on a substrate can mean both a bare substrate and a substrate with one or more films or features deposited or formed thereon
• a "substrate surface” as used herein, refers to any substrate or material surface formed on a substrate upon which film processing is performed during a fabrication process.
• a substrate surface on which processing can be performed include materials such as silicon, silicon oxide, strained silicon, silicon on insulator (SOI), carbon doped silicon oxides, amorphous silicon, doped silicon, germanium, gallium arsenide, glass, sapphire, and any other materials such as metals, metal nitrides, metal alloys, and other conductive materials, depending on the application.
• Substrates include, without limitation, semiconductor wafers.
• Substrates may be exposed to a pretreatment process to polish, etch, reduce, oxidize, hydroxylate, anneal, UV cure, e-beam cure and/or bake the substrate surface.
• any of the film processing steps disclosed may also be performed on an underlayer formed on the substrate as disclosed in more detail below, and the term "substrate surface" is intended to include such underlayer as the context indicates.
• the exposed surface of the newly deposited film/layer becomes the substrate surface.
• Some embodiments of the present disclosure relate to the use of graphene as a barrier layer. Additional embodiments of the present disclosure relate to methods of forming an electronic device comprising a graphene barrier layer. Further embodiments of the present disclosure relate to electronic devices which comprise a graphene barrier layer. Some embodiments of this disclosure advantageously provide a barrier layer capable of blocking the diffusion of small atoms, like boron and fluorine. Some embodiments of this disclosure advantageously provide for thinner barrier layers with equal or superior blocking capabilities. Some embodiments of this disclosure advantageously provide for thinner barrier layers which allow for a greater quantity of fill material with lower resistivity.
• the terms “precursor”,“reactant”,“reactive gas” and the like are used interchangeably to refer to any gaseous species that can react with the substrate surface.
• Atomic layer deposition or “cyclical deposition” as used herein refers to the sequential exposure of two or more reactive compounds to deposit a layer of material on a substrate surface.
• the substrate, or portion of the substrate is exposed separately to the two or more reactive compounds which are introduced into a reaction zone of a processing chamber.
• a time-domain ALD process exposure to each reactive compound is separated by a time delay to allow each compound to adhere and/or react on the substrate surface and then be purged from the processing chamber. These reactive compounds are said to be exposed to the substrate sequentially.
• a spatial ALD process different portions of the substrate surface are exposed simultaneously to the two or more reactive compounds so that no given point on the substrate is exposed to more than one reactive compound simultaneously.
• the term“substantially” used in this respect means, as will be understood by those skilled in the art, that there is the possibility that a small portion of the substrate may be exposed to multiple reactive gases simultaneously due to diffusion, and that the simultaneous exposure is unintended.
• a first reactive gas i.e., a first precursor or compound A
• a second reactive gas i.e., a second precursor or compound B
• a purge gas such as argon or helium
• the purge gas may flow continuously throughout the deposition process so that only the purge gas flows during the time delay between pulses of reactive compounds.
• the reactive gases are alternatively pulsed until a desired film or film thickness is formed on the substrate surface.
• the ALD process of pulsing compound A, purge gas, compound B and purge gas is referred to as a cycle.
• a cycle can start with either compound A or compound B and continue the respective order of the cycle until achieving a film with the predetermined thickness.
• a "pulse” or “dose” as used herein is intended to refer to a quantity of a source gas that is intermittently or non-continuously introduced into the process chamber.
• the quantity of a particular compound within each pulse may vary over time, depending on the duration of the pulse.
• a particular process gas may include a single compound or a mixture/combination of two or more compounds, for example, the process gases described below.
• the durations for each pulse/dose are variable and may be adjusted to accommodate, for example, the volume capacity of the processing chamber as well as the capabilities of a vacuum system coupled thereto.
• the dose time of a process gas may vary according to the flow rate of the process gas, the temperature of the process gas, the type of control valve, the type of process chamber employed, as well as the ability of the components of the process gas to adsorb onto the substrate surface. Dose times may also vary based upon the type of layer being formed and the geometry of the device being formed. A dose time should be long enough to provide a volume of compound sufficient to adsorb/chemisorb onto substantially the entire surface of the substrate and form a layer of a process gas component thereon.
• some embodiments of this disclosure relate to methods 100 of forming an electronic device.
• the methods comprise forming a graphene barrier layer 20 on a substrate surface 10 and depositing a fill layer 30 over the graphene barrier layer 20.
• the graphene barrier layer 20 prevents diffusion of at least one element between the fill layer 30 and the substrate surface 10.
• the phrase“prevents diffusion” means that the graphene barrier layer eliminates or reduces the concentration of the at least one element in the destination material as compared to the concentration when no barrier layer is present.
• A“destination material” is the material into which the at least one element is diffusing. Diffusion may occur as a result of storage and/or use of the electronic device or may occur during subsequent processing steps.
• the substrate surface comprises a dielectric material.
• the dielectric material is a low-k dielectric material.
• the dielectric material is a high-k dielectric material.
• the dielectric material comprises a metal oxide.
• the dielectric material comprises or consists essentially of aluminum oxide (e.g., Al 2 0 3 ).
• the term“consists essentially of”, and the like means that the subject film or composition is greater than or equal to about 95%, 98%, 99% or 99.5% of the stated active material.
• gaseous compositions e.g., reactive gases
• the term “consists essentially of” refers to the active component of the composition, not including diluent, carrier or inert gases.
• the graphene barrier layer 20 is formed by a plasma- enhanced atomic layer deposition (PEALD) process. Without being bound by theory, it is believed that a PEALD process provides greater control over the thickness of the graphene barrier layer 20.
• the thickness of the graphene barrier layer 20 can be measured as a multiple of atomic layers or as an absolute thickness. In some embodiments, the graphene barrier layer 20 has a thickness in a range of about 2 to about 50 atomic layers or in a range of about 4 to about 30 atomic layers.
• the graphene barrier layer 20 has a thickness of less than or equal to about 50 atomic layers, less than or equal to about 40 atomic layers, less than or equal to about 30 atomic layers, less than or equal to about 25 atomic layers, less than or equal to about 20 atomic layers, less than or equal to about 10 atomic layers, less than or equal to about 5 atomic layers, or less than or equal to about 3 atomic layers.
• the graphene barrier layer has a thickness in a range of about 5 A to about 150 A or in a range of about 15 A to about 100 A. In some embodiments, the graphene barrier layer has a thickness of less than or equal to about 150 A, less than or equal to about 125 A, less than or equal to about 100 A, less than or equal to about 75 A, less than or equal to about 50 A, less than or equal to about 25 A, or less than or equal to about 10 A.
• the fill layer 30 may be any suitable material. In some embodiments, the fill layer 30 comprises at least one element which is prevented from diffusing into the substrate surface 10 by the graphene barrier layer 20. In some embodiments, the fill layer 30 comprises or consists essentially of one or more metallic elements. In some embodiments, the fill layer 30 comprises or consists essentially of one or more of tungsten, ruthenium, copper, or cobalt.
• the at least one element is present in the fill layer 30 as a dopant. In some embodiments, the at least one element is present in the fill layer 30 as a byproduct of depositing the fill layer 30. In some embodiments, the at least one element comprises or consists essentially of one or more of a halogen, oxygen or boron. In some embodiments, the at least one element comprises or consists essentially of fluorine.
• the fill layer 30 may be deposited by any suitable method.
• the fill material 30 may be deposited by atomic layer deposition (ALD), chemical vapor deposition (CVD) or physical vapor deposition (PVD).
• the fill layer 30 comprises a bulk metal material.
• the fill layer 30 comprises tungsten, and the fill layer 30 is deposited by a method comprising forming an amorphous silicon layer on the graphene barrier layer 20 and exposing the amorphous silicon layer to a tungsten precursor to form a tungsten layer by atomic substitution.
• forming an amorphous silicon layer on the graphene barrier layer 20 comprises exposing the graphene barrier layer to a silane, polysilane or halogenated derivatives thereof.
• the tungsten precursor comprises or consists essentially of tungsten and halogen atoms.
• the tungsten precursor comprises or consists essentially of WF 6 , WCI 6 and/or WCI 5 .
• the tungsten precursor comprises WF 6 , and the at least one element comprises fluorine.
• the fill layer 30 comprises tungsten, and the fill layer 30 is deposited by a method comprising sequentially exposing the graphene barrier layer to a tungsten precursor and a reactant.
• sequential exposure refers to the atomic layer deposition process described in general herein.
• the tungsten precursor comprises or consists essentially of tungsten and halogen atoms.
• the tungsten precursor comprises or consists essentially of WF 6 , WCI 6 and/or WCI 5 .
• the reactant comprises or consists essentially of hydrogen gas (H 2 ) or silane (SiH 4 ).
• Additional embodiments of this disclosure relate to an electronic device comprising a graphene barrier layer.
• the electronic device comprises a graphene barrier layer between a first material and a second material.
• the graphene barrier layer prevents diffusion of at least one element between the first material and the second material.
• the graphene barrier layer may be formed by any suitable process.
• the graphene barrier layer may be restricted to any of the thicknesses disclosed herein. Specifically, in some embodiments, the graphene barrier layer has a thickness in a rage of about 15 A to about 100 A.
• the at least one element can be any element as discussed elsewhere herein. In some embodiments, the at least one element comprises or consists essentially of one or more of a halogen, oxygen or boron. In some embodiments, the at least one element comprises or consists essentially of fluorine.
• the first material and the second material may be any suitable materials. As diffusion is prevented between the first material and the second material, the designation of first and second is arbitrary.
• the first material and the second material comprise the same material.
• the first material the first material comprises or consists essentially of a metal and the second material comprises or consists essentially of a dielectric material.
• the metal comprises or consists essentially of one or more of tungsten, ruthenium, copper, or cobalt.
• the dielectric material comprises or consists essentially of a metal oxide.
• the metal oxide is aluminum oxide (e.g., Al 2 0 3 ).
• the electronic device comprising the graphene barrier layer is a 3D NAND device comprising a plurality of alternating layers of first material and second material.
• the first material is a gate material and the second material is an oxide.
• the first material is a nitride and the second material is an oxide.
• FIG. 2 illustrates a system 900 that can be used to process a substrate according to one or more embodiment of the disclosure.
• the system 900 can be referred to as a cluster tool.
• the system 900 includes a central transfer station 910 with a robot 912 therein.
• the robot 912 is illustrated as a single blade robot; however, those skilled in the art will recognize that other robot 912 configurations are within the scope of the disclosure.
• the robot 912 is configured to move one or more substrate between chambers connected to the central transfer station 910.
• At least one pre-clean/buffer chamber 920 is connected to the central transfer station 910.
• the pre-clean/buffer chamber 920 can include one or more of a heater, a radical source or plasma source.
• the pre-clean/buffer chamber 920 can be used as a holding area for an individual semiconductor substrate or for a cassette of wafers for processing.
• the pre-clean/buffer chamber 920 can perform pre-cleaning processes or can pre-heat the substrate for processing or can simply be a staging area for the process sequence. In some embodiments, there are two pre-clean/buffer chambers 920 connected to the central transfer station 910.
• the pre-clean chambers 920 can act as pass through chambers between the factory interface 905 and the central transfer station 910.
• the factory interface 905 can include one or more robot 906 to move substrate from a cassette to the pre-clean/buffer chamber 920.
• the robot 912 can then move the substrate from the pre-clean/buffer chamber 920 to other chambers within the system 900.
• a first processing chamber 930 can be connected to the central transfer station 910.
• the first processing chamber 930 can be configured as an anisotropic etching chamber and may be in fluid communication with one or more reactive gas sources to provide one or more flows of reactive gases to the first processing chamber 930.
• the substrate can be moved to and from the processing chamber 930 by the robot 912 passing through isolation valve 914.
• Processing chamber 940 can also be connected to the central transfer station 910.
• processing chamber 940 comprises an isotropic etching chamber and is fluid communication with one or more reactive gas sources to provide flows of reactive gas to the processing chamber 940 to perform the isotropic etch process.
• the substrate can be moved to and from the processing chamber 940 by robot 912 passing through isolation valve 914.
• Processing chamber 945 can also be connected to the central transfer station 910.
• the processing chamber 945 is the same type of processing chamber 940 configured to perform the same process as processing chamber 940. This arrangement might be useful where the process occurring in processing chamber 940 takes much longer than the process in processing chamber 930.
• processing chamber 960 is connected to the central transfer station 910 and is configured to act as a selective epitaxial growth chamber.
• the processing chamber 960 can be configured to perform one or more different epitaxial growth processes.
• the anisotropic etch process occurs in the same processing chamber as the isotropic etch process.
• the processing chamber 930 and processing chamber 960 can be configured to perform the etch processes on two substrates at the same time and processing chamber 940 and processing chamber 945 can be configured to perform the selective epitaxial growth processes.
• each of the processing chambers 930, 940, 945 and 960 are configured to perform different portions of the processing method.
• processing chamber 930 may be configured to perform the anisotropic etch process
• processing chamber 940 may be configured to perform the isotropic etch process
• processing chamber 945 may be configured as a metrology station or to perform a first selective epitaxial growth process
• processing chamber 960 may be configured to perform a second epitaxial growth process.
• FIG. 9 is merely representative of one possible configuration.
• the system 900 includes one or more metrology stations.
• metrology stations can be located within pre-clean/buffer chamber 920, within the central transfer station 910 or within any of the individual processing chambers.
• the metrology station can be any position within the system 900 that allows the distance of the recess to be measured without exposing the substrate to an oxidizing environment.
• At least one controller 950 is coupled to one or more of the central transfer station 910, the pre-clean/buffer chamber 920, processing chambers 930, 940, 945, or 960.
• the controller 950 may be one of any form of general-purpose computer processor, microcontroller, microprocessor, etc., that can be used in an industrial setting for controlling various chambers and sub processors.
• the at least one controller 950 can have a processor 952, a memory 954 coupled to the processor 952, input/output devices 956 coupled to the processor 952, and support circuits 958 to communication between the different electronic components.
• the memory 954 can include one or more of transitory memory (e.g., random access memory) and non-transitory memory (e.g., storage).
• the memory 954, or computer-readable medium, of the processor may be one or more of readily available memory such as random access memory (RAM), read-only memory (ROM), floppy disk, hard disk, or any other form of digital storage, local or remote.
• RAM random access memory
• ROM read-only memory
• the memory 954 can retain an instruction set that is operable by the processor 952 to control parameters and components of the system 900.
• the support circuits 958 are coupled to the processor 952 for supporting the processor in a conventional manner. Circuits may include, for example, cache, power supplies, clock circuits, input/output circuitry, subsystems, and the like.
• Processes may generally be stored in the memory as a software routine that, when executed by the processor, causes the process chamber to perform processes of the present disclosure.
• the software routine may also be stored and/or executed by a second processor (not shown) that is remotely located from the hardware being controlled by the processor. Some or all of the method of the present disclosure may also be performed in hardware.
• the process may be implemented in software and executed using a computer system, in hardware as, e.g., an application specific integrated circuit or other type of hardware implementation, or as a combination of software and hardware.
• the software routine when executed by the processor, transforms the general purpose computer into a specific purpose computer (controller) that controls the chamber operation such that the processes are performed.
• the controller 950 has one or more configurations to execute individual processes or sub-processes to perform the method.
• the controller 950 can be connected to and configured to operate intermediate components to perform the functions of the methods.
• the controller 950 can be connected to and configured to control one or more of gas valves, actuators, motors, slit valves, vacuum control, etc.
• the controller 950 of some embodiments has one or more configurations selected from: a configuration to move a substrate on the robot between the plurality of processing chambers and metrology station; a configuration to load and/or unload substrates from the system; a configuration to form a graphene barrier layer on the substrate surface; and a configuration to deposit a fill layer on the graphene barrier layer.
• a configuration to move a substrate on the robot between the plurality of processing chambers and metrology station a configuration to load and/or unload substrates from the system
• a configuration to form a graphene barrier layer on the substrate surface and a configuration to deposit a fill layer on the graphene barrier layer.

Landscapes

• Chemical & Material Sciences (AREA)
• Engineering & Computer Science (AREA)
• Mechanical Engineering (AREA)
• Metallurgy (AREA)
• Organic Chemistry (AREA)
• General Chemical & Material Sciences (AREA)
• Chemical Kinetics & Catalysis (AREA)
• Materials Engineering (AREA)
• Physics & Mathematics (AREA)
• Plasma & Fusion (AREA)
• Electromagnetism (AREA)
• Inorganic Chemistry (AREA)
• Chemical Vapour Deposition (AREA)
• Electrodes Of Semiconductors (AREA)
• Crystallography & Structural Chemistry (AREA)
• Carbon And Carbon Compounds (AREA)
• Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
• Bipolar Transistors (AREA)

Priority Applications (6)

Applications Claiming Priority (2)

Publications (1)

Family

ID=69406405

Family Applications (1)

Country Status (7)

Families Citing this family (8)

Citations (5)

Family Cites Families (30)

• 2019
  • 2019-08-09 CN CN201980050230.XA patent/CN112514031A/zh active Pending
  • 2019-08-09 WO PCT/US2019/045872 patent/WO2020036819A1/en not_active Ceased
  • 2019-08-09 US US16/536,603 patent/US10916505B2/en active Active
  • 2019-08-09 CN CN202511049659.0A patent/CN121096851A/zh active Pending
  • 2019-08-09 KR KR1020237022970A patent/KR102637671B1/ko active Active
  • 2019-08-09 JP JP2021506675A patent/JP7611814B2/ja active Active
  • 2019-08-09 KR KR1020217006973A patent/KR102554839B1/ko active Active
  • 2019-08-09 SG SG11202100359SA patent/SG11202100359SA/en unknown
  • 2019-08-12 TW TW111105370A patent/TWI807639B/zh active
  • 2019-08-12 TW TW108128545A patent/TWI758629B/zh active
• 2021
  • 2021-02-09 US US17/171,432 patent/US11621226B2/en active Active

Patent Citations (5)

Also Published As

Similar Documents

Legal Events