WO2019215530A1 - 表示装置、及び表示装置の作製方法 - Google Patents
表示装置、及び表示装置の作製方法 Download PDFInfo
- Publication number
- WO2019215530A1 WO2019215530A1 PCT/IB2019/053404 IB2019053404W WO2019215530A1 WO 2019215530 A1 WO2019215530 A1 WO 2019215530A1 IB 2019053404 W IB2019053404 W IB 2019053404W WO 2019215530 A1 WO2019215530 A1 WO 2019215530A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- optical adjustment
- light emitting
- adjustment layer
- light
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B5/00—Optical elements other than lenses
- G02B5/20—Filters
- G02B5/201—Filters in the form of arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/30—Devices specially adapted for multicolour light emission
- H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B5/00—Optical elements other than lenses
- G02B5/20—Filters
- G02B5/28—Interference filters
- G02B5/285—Interference filters comprising deposited thin solid films
- G02B5/288—Interference filters comprising deposited thin solid films comprising at least one thin film resonant cavity, e.g. in bandpass filters
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/1601—Constructional details related to the housing of computer displays, e.g. of CRT monitors, of flat displays
- G06F1/1607—Arrangements to support accessories mechanically attached to the display housing
- G06F1/1609—Arrangements to support accessories mechanically attached to the display housing to support filters or lenses
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/011—Arrangements for interaction with the human body, e.g. for user immersion in virtual reality
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B33/00—Electroluminescent light sources
- H05B33/12—Light sources with substantially two-dimensional [2D] radiating surfaces
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B33/00—Electroluminescent light sources
- H05B33/12—Light sources with substantially two-dimensional [2D] radiating surfaces
- H05B33/22—Light sources with substantially two-dimensional [2D] radiating surfaces characterised by the chemical or physical composition or the arrangement of auxiliary dielectric or reflective layers
- H05B33/24—Light sources with substantially two-dimensional [2D] radiating surfaces characterised by the chemical or physical composition or the arrangement of auxiliary dielectric or reflective layers of metallic reflective layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/451—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs characterised by the compositions or shapes of the interlayer dielectrics
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/805—Electrodes
- H10K50/81—Anodes
- H10K50/816—Multilayers, e.g. transparent multilayers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/805—Electrodes
- H10K50/82—Cathodes
- H10K50/828—Transparent cathodes, e.g. comprising thin metal layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/85—Arrangements for extracting light from the devices
- H10K50/856—Arrangements for extracting light from the devices comprising reflective means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1216—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/124—Insulating layers formed between TFT elements and OLED elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/805—Electrodes
- H10K59/8051—Anodes
- H10K59/80517—Multilayers, e.g. transparent multilayers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/82—Interconnections, e.g. terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/875—Arrangements for extracting light from the devices
- H10K59/876—Arrangements for extracting light from the devices comprising a resonant cavity structure, e.g. Bragg reflector pair
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/875—Arrangements for extracting light from the devices
- H10K59/878—Arrangements for extracting light from the devices comprising reflective means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
- G02B27/01—Head-up displays
- G02B27/017—Head mounted
- G02B2027/0178—Eyeglass type
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
- G02B27/01—Head-up displays
- G02B27/017—Head mounted
- G02B27/0172—Head mounted characterised by optical features
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
- H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
Definitions
- One embodiment of the present invention relates to a display device.
- One embodiment of the present invention relates to a method for manufacturing a display device.
- one embodiment of the present invention is not limited to the above technical field.
- Technical fields of one embodiment of the present invention disclosed in this specification and the like include semiconductor devices, display devices, light-emitting devices, power storage devices, memory devices, electronic devices, lighting devices, input devices, input / output devices, and driving methods thereof , Or a method for producing them, can be mentioned as an example.
- a semiconductor device refers to any device that can function by utilizing semiconductor characteristics.
- a display device applicable to a display panel typically, a liquid crystal display device, a light emitting device including a light emitting element such as an organic EL (Electro Luminescence) element or a light emitting diode (LED), an electrophoretic method
- a display device typically, a liquid crystal display device, a light emitting device including a light emitting element such as an organic EL (Electro Luminescence) element or a light emitting diode (LED), an electrophoretic method
- a display device applicable to a display panel typically, a liquid crystal display device, a light emitting device including a light emitting element such as an organic EL (Electro Luminescence) element or a light emitting diode (LED), an electrophoretic method
- electronic paper that performs display by the above.
- the basic structure of the organic EL element is such that a layer containing a light-emitting organic compound is sandwiched between a pair of electrodes. Light emission can be obtained from the light-emitting organic compound by applying a voltage to this element. Since a display device to which such an organic EL element is applied does not require a backlight that is necessary for a liquid crystal display device or the like, a thin, lightweight, high-contrast display device with low power consumption can be realized.
- Patent Document 1 describes an example of a display device using an organic EL element.
- display panels are required to have high color reproducibility.
- the VR or AR device described above uses a display panel with high color reproducibility and performs display as close as possible to the actual object color, thereby increasing the sense of reality and immersion.
- An object of one embodiment of the present invention is to provide an extremely high-definition display device.
- An object of one embodiment of the present invention is to provide a display device in which high color reproducibility is realized.
- An object of one embodiment of the present invention is to provide a display device having high definition and high color reproducibility.
- Another object of one embodiment of the present invention is to provide a method for manufacturing the above-described display device.
- One embodiment of the present invention is a display device including a first light-emitting element, a second light-emitting element, a first insulating layer, a first optical adjustment layer, and a second optical adjustment layer.
- a light-transmitting lower electrode, a light-emitting layer, and a semi-transmissive and semi-reflective upper electrode are stacked in this order.
- the first optical adjustment layer and the second optical adjustment layer have a function of reflecting visible light at least on the upper surface.
- the first optical adjustment layer is thinner than the second optical adjustment layer.
- the first insulating layer is provided so as to cover the first optical adjustment layer and the second optical adjustment layer, and the upper surface is flattened.
- the first light emitting element overlaps with the first optical adjustment layer via the first insulating layer
- the second light emitting element overlaps with the second optical adjustment layer via the first insulating layer.
- Another embodiment of the present invention is a display device including a first light-emitting element, a second light-emitting element, a first insulating layer, a first optical adjustment layer, and a second optical adjustment layer.
- a light-transmitting lower electrode, a light-emitting layer, and a semi-transmissive and semi-reflective upper electrode are stacked in this order.
- the first optical adjustment layer and the second optical adjustment layer are provided on the same surface.
- the first insulating layer is provided so as to cover the first optical adjustment layer and the second optical adjustment layer, and overlaps the first portion that overlaps the first optical adjustment layer and the second optical adjustment layer. A second portion.
- the first light emitting element is provided on the first portion of the first insulating layer, and the second light emitting element is provided on the second portion of the first insulating layer. At least the upper surface of the first optical adjustment layer and the second optical adjustment layer has a function of reflecting visible light.
- the second optical adjustment layer is thicker than the first optical adjustment layer.
- the upper surface of the first insulating layer is planarized, and the first portion is thicker than the second portion.
- the third optical adjustment layer has a function of reflecting visible light at least on the upper surface and is thicker than the first optical adjustment layer and the second optical adjustment layer. Further, the upper surface of the third optical adjustment layer is substantially flush with the upper surface of the first insulating layer, and the lower electrode of the third light emitting element is provided in contact with the upper surface of the third optical adjustment layer. It is preferable.
- Another embodiment of the present invention is a display device including a first light-emitting element, a second light-emitting element, a first insulating layer, a first optical adjustment layer, and a second optical adjustment layer.
- the first light emitting element includes a first lower electrode having translucency, a light emitting layer, and an upper electrode having translucency and semi-reflectivity.
- the second light emitting element includes a light-transmitting second lower electrode, the light emitting layer, and the upper electrode.
- the first optical adjustment layer and the second optical adjustment layer are provided on the same surface.
- the first insulating layer is provided so as to cover a part of the first optical adjustment layer and a part of the second optical adjustment layer, and overlaps the first optical adjustment layer; A second opening overlapping the second optical adjustment layer.
- the first lower electrode is embedded inside the first opening, and the second lower electrode is embedded inside the second opening.
- At least the upper surface of the first optical adjustment layer and the second optical adjustment layer has a function of reflecting visible light.
- the second optical adjustment layer is thicker than the first optical adjustment layer.
- the first insulating layer, the first lower electrode, and the second lower electrode are planarized so that the heights of the upper surfaces thereof are approximately the same.
- the first lower electrode is thicker than the second lower electrode.
- the third light-emitting element includes a light-transmitting third lower electrode, the light-emitting layer, and the upper electrode.
- the third optical adjustment layer preferably has a function of reflecting visible light at least on the upper surface, and is thicker than the first optical adjustment layer and the second optical adjustment layer.
- the upper surface of the third optical adjustment layer is substantially the same as the upper surface of the first insulating layer, and the third lower electrode is provided in contact with the upper surface of the third optical adjustment layer. .
- the first light emitting element includes a first lower electrode having translucency, a light emitting layer, and an upper electrode having translucency and semi-reflectivity.
- the second light emitting element includes a light-transmitting second lower electrode, the light emitting layer, and the upper electrode. The first optical adjustment layer and the second optical adjustment layer are provided on the same surface.
- the first insulating layer is provided so as to cover a part of the first optical adjustment layer and a part of the second optical adjustment layer, and overlaps the first optical adjustment layer; A second opening overlapping the second optical adjustment layer.
- the first conductive layer is provided along the side surface of the first insulating layer and the upper surface of the first optical adjustment layer inside the first opening.
- the second conductive layer is provided along the side surface of the first insulating layer and the upper surface of the second optical adjustment layer inside the second opening.
- the second insulating layer is embedded inside the first opening via the first conductive layer, and the third insulating layer is embedded inside the second opening via the second conductive layer.
- the first lower electrode is provided on the first opening and is in contact with the first conductive layer at the outer edge of the first opening.
- the second lower electrode is provided on the second opening and is in contact with the second conductive layer at the outer edge of the second opening.
- the first conductive layer and the second conductive layer have a function of reflecting visible light.
- the second optical adjustment layer is thicker than the first optical adjustment layer.
- the first insulating layer, the second insulating layer, and the third insulating layer are planarized so that the heights of the upper surfaces thereof are approximately the same.
- the second insulating layer is thicker than the third insulating layer.
- the first optical adjustment layer has a first film
- the second optical adjustment layer has a second film and a third film laminated in this order.
- the first film and the third film preferably have a function of reflecting visible light and are films formed by processing the same film.
- the first optical adjustment layer has conductivity, and the first optical adjustment layer and the lower electrode are electrically connected.
- the transistor preferably includes a metal oxide having crystallinity or single crystal silicon in a semiconductor layer in which a channel is formed.
- the first circuit layer including the first transistor the second circuit layer including the second transistor, the fourth insulating layer on the first circuit layer, and the first circuit layer And a fifth insulating layer between the first and second circuit layers.
- the first optical adjustment layer is provided over the fourth insulating layer, and the first transistor and the first light-emitting element are electrically connected.
- the first transistor includes a crystalline metal oxide in the first semiconductor layer in which the channel is formed, and the second transistor is in the second semiconductor layer in which the channel is formed. It is preferable to include a metal oxide having crystallinity or single crystal silicon.
- the first light-emitting elements are preferably arranged in a matrix with a definition of 5000 ppi or more.
- Another embodiment of the present invention is a method for manufacturing a display device, in which a first optical adjustment layer and a second optical adjustment layer having different thicknesses are formed over a surface to be formed.
- a step, a step of forming a first insulating layer so as to cover the first optical adjustment layer and the second optical adjustment layer, and a flattening process is performed on the first insulating layer to flatten the upper surface.
- the first optical adjustment layer and the second optical adjustment layer are formed so that at least the upper surface reflects visible light, and the first lower electrode and the second lower electrode each transmit visible light.
- the upper electrode is formed so as to be semi-transmissive and semi-reflective.
- an extremely high-definition display device can be provided.
- a display device with high color reproducibility can be provided.
- a display device having high definition and high color reproducibility can be provided.
- 2 shows a configuration example of a display device. 2 shows a configuration example of a display device. 8A and 8B illustrate an example of a method for manufacturing a display device. 8A and 8B illustrate an example of a method for manufacturing a display device. 2 shows a configuration example of a display device. 2 shows a configuration example of a display device. 2 shows a configuration example of a display device. 2 shows a configuration example of a display device. 2 shows a configuration example of a display device. 2 shows a configuration example of a display device. 2 shows a configuration example of a display device. 2 shows a configuration example of a display device. A configuration example of a display module. The block diagram and circuit diagram of a display apparatus. The circuit diagram and timing chart of a display apparatus. Configuration example of an electronic device. Configuration example of an electronic device.
- film and “layer” can be interchanged.
- conductive layer and “insulating layer” may be interchangeable with the terms “conductive film” and “insulating film”.
- an EL layer refers to a layer that is provided between a pair of electrodes of a light-emitting element and includes at least a light-emitting substance (also referred to as a light-emitting layer) or a stacked body including a light-emitting layer.
- a display panel which is one embodiment of a display device has a function of displaying (outputting) an image or the like on a display surface. Therefore, the display panel is one mode of the output device.
- a display panel substrate is attached with a connector such as FPC (Flexible Printed Circuit) or TCP (Tape Carrier Package), or the substrate is integrated with a COG (Chip On Glass) method.
- a connector such as FPC (Flexible Printed Circuit) or TCP (Tape Carrier Package)
- COG Chip On Glass
- a display panel module is mounted with a connector such as FPC (Flexible Printed Circuit) or TCP (Tape Carrier Package)
- COG Chip On Glass
- the touch panel which is one embodiment of the display device has a function of displaying an image or the like on the display surface, and a touched object such as a finger or a stylus touching, pressing, or approaching the display surface. And a function as a touch sensor to detect. Accordingly, the touch panel is an embodiment of an input / output device.
- the touch panel can also be called, for example, a display panel with a touch sensor (or display device) or a display panel with a touch sensor function (or display device).
- the touch panel can be configured to include a display panel and a touch sensor panel.
- the display panel may have a function as a touch sensor inside or on the surface.
- a connector or IC mounted on a touch panel substrate may be referred to as a touch panel module, a display module, or simply a touch panel.
- the display device of one embodiment of the present invention includes a light emitting unit that emits light of different colors.
- the light emitting unit includes at least one light emitting element.
- the light-emitting element includes a lower electrode, an upper electrode, and a layer containing a light-emitting compound (also referred to as a light-emitting layer or an EL layer) therebetween.
- a light-emitting compound also referred to as a light-emitting layer or an EL layer
- an electroluminescent element such as an organic EL element or an inorganic EL element is preferably used.
- a light emitting diode (LED) may be used.
- the light-emitting unit includes an insulating layer that overlaps with the light-emitting element and a reflective layer (also referred to as an optical adjustment layer) that reflects visible light through the insulating layer. Further, in the light-emitting element, it is preferable that a conductive film that transmits visible light is used for the lower electrode on the reflective layer side, and a conductive film that is semi-transmissive and semi-reflective is used for the upper electrode.
- the light emitting unit realizes a so-called microcavity structure (microresonator structure), and enhances light of a specific wavelength.
- the two light emitting elements provided in the two light emitting units that exhibit different colors of light are preferably light emitting elements that emit white light having the same configuration.
- the light emitting layer and the upper electrode may be shared between the two light emitting elements, and the lower electrode may be electrically insulated by each element.
- the two light emitting units have different distances between the light emitting element and the reflective layer. As a result, it is possible to emit light in which light of different wavelengths is intensified.
- reflective layers having different thicknesses are formed, an insulating layer is formed so as to cover them, and then the upper surface of the insulating layer is planarized so that the thickness of each reflective layer is increased. Different insulating layers are obtained. After that, by forming light emitting elements that overlap with the respective reflective layers on the planarized insulating layer, light emitting units in which different colors are intensified by different optical distances (optical path lengths) can be created.
- the display device of one embodiment of the present invention has a structure in which a reflective layer having a different thickness is provided over a surface to be formed, and an insulating layer whose upper surface is planarized is provided to cover the reflective layer. Further, a light-emitting element can be provided over each insulating layer in a region overlapping with the reflective layer.
- planarizing the upper surface of the insulating layer the distance between the surface on which the reflective layer is formed (or the lower surface of the reflective layer) and the upper surface of the insulating layer is constant regardless of the thickness of the reflective layer. . Therefore, the thicker the reflective layer, the thinner the insulating layer on the reflective layer. Similarly, the thinner the reflective layer, the thicker the insulating layer.
- the thickness of the insulating layer positioned between the light emitting element and the reflective layer can be controlled by changing the thickness of the reflective layer.
- the reflective layer included in one embodiment of the present invention has a function of adjusting an optical distance (an optical path length) based on its thickness, and thus can be referred to as an optical adjustment layer.
- the distance between the light emitting layer and the reflective layer is different between the two light emitting units, the light emitted from each light emitting unit is light intensified with light of different wavelengths.
- the difference in optical distance (also referred to as optical path length) of each light emitting unit is determined by the difference in thickness of the reflective layer.
- each light emitting element is provided on the top surface of the planarized insulating layer. For this reason, even between the light emitting units exhibiting different colors, the light emitting elements having the same configuration are formed on the same plane, so that the surface from which light is emitted (light emitting surface, specifically, the upper surface of the upper electrode) Can be matched in height. Thereby, since the display quality is not deteriorated due to the different light emitting surfaces, a display device with high color reproducibility and higher quality can be provided.
- one of the two light emitting units may have a configuration without an insulating layer on the reflective layer.
- the planarization treatment may be performed on the upper surface of the insulating layer so that the upper surface of the insulating layer and the upper surface of the reflective layer substantially coincide with each other.
- a layer containing a material different from that of the insulating layer and transmitting visible light is stacked on the reflective layer, and after the planarization process, the upper surface of the layer and the upper surface of the insulating layer are roughly illustrated. It is good also as a structure which corresponds. By doing so, since the upper surface of the reflective layer is not exposed to the planarization treatment, it is possible to prevent a decrease in optical characteristics such as reflectance of the reflective layer.
- an opening may be provided at a position overlapping the reflective layer of the insulating layer, and the lower electrode of the light emitting element may be embedded in the opening.
- the planarization process is performed so that the upper surface of the insulating layer and the upper surface of the lower electrode substantially coincide with each other. As a result, no step occurs at the end of the lower electrode, so that the light emitting layer and the upper electrode can be formed on a flat surface. Thereby, a viewing angle characteristic, an aperture ratio, etc. can be improved.
- the display device of one embodiment of the present invention can make different color light emitting units with extremely high accuracy.
- the formation surface of adjacent light emitting elements is flat and no step is generated, the light emitting elements can be arranged with extremely high density. Therefore, a display device with higher definition than conventional display devices can be realized.
- a pixel having one or more light-emitting elements (or light-emitting units) has a resolution of 2000 ppi or more, preferably 3000 ppi or more, more preferably 5000 ppi or more, more preferably 6000 ppi or more, and 20000 ppi or less, or 30000 ppi or less. It is preferable to provide a very high-definition display device.
- the description has been made mainly using two light emitting units.
- the light-emitting unit can emit red (R), green (G), and blue (B) light.
- a light-emitting unit that emits light of yellow (Y), cyan (C), magenta (M), white (W), or the like may be provided.
- FIG. 1 is a schematic cross-sectional view illustrating a display device of one embodiment of the present invention.
- the display device includes a light emitting unit 120R, a light emitting unit 120G, and a light emitting unit 120B that exhibit different colors.
- the light emitting unit 120R, the light emitting unit 120G, and the light emitting unit 120B each have a light emitting element 110.
- the light-emitting element 110 is provided over the light-transmitting insulating layer 121 and is sandwiched between a conductive layer 111 functioning as a lower electrode, a conductive layer 113 functioning as an upper electrode, and an EL containing a light-emitting compound.
- the conductive layer 111 has a function of transmitting visible light
- the conductive layer 113 has translucency and semi-reflectivity with respect to visible light.
- an electroluminescent element having a function of emitting light by current flowing in the EL layer 112 by applying a potential difference between the conductive layer 111 and the conductive layer 113 can be used.
- an organic EL element using a light-emitting organic compound for the EL layer is preferably an element that emits white light whose emission spectrum has two or more peaks in the visible light region.
- the EL layer 112 and the conductive layer 113 are provided in common over the light emitting element 110 provided in each light emitting unit.
- the conductive layer 113 functions as an electrode to which a common potential is applied, for example.
- a potential for controlling the amount of light emitted from the light emitting element 110 is independently applied to the conductive layer 111 provided in each light emitting element 110.
- the conductive layer 111 functions as a pixel electrode, for example.
- an insulating layer 115 is provided so as to cover an end portion of the conductive layer 111.
- the insulating layer 115 has a function of preventing the conductive layer 111 and the conductive layer 113 from being electrically short-circuited, for example, when the EL layer 112 is thinned due to a step at the end of the conductive layer 111.
- the end portion of the insulating layer 115 located over the conductive layer 111 preferably has a tapered shape as illustrated in FIG.
- the light-emitting unit 120R includes a reflective layer 114R (also referred to as an optical adjustment layer) provided over the substrate 101 and a part of the insulating layer 121 positioned between the light-emitting element 110 and the reflective layer 114R. And having.
- the light emitting unit 120G includes the light emitting element 110, the reflective layer 114G, and a part of the insulating layer 121.
- the light emitting unit 120B includes the light emitting element 110, the reflective layer 114B, and a part of the insulating layer 121.
- the surface of the substrate 101 forms a formation surface such as the reflective layer 114R, the reflective layer 114G, and the reflective layer 114B.
- the substrate 101 only needs to have at least an insulating flat surface.
- a circuit board having a transistor, a wiring, or the like can be used as the substrate 101.
- an insulating substrate such as a glass substrate can be used as the substrate 101.
- the insulating layer 121 is provided to cover the reflective layer 114R, the reflective layer 114G, and the reflective layer 114B. It is preferable that the upper surface of the insulating layer 121 is flattened to form a flat surface. In other words, the processing is performed so that the height of the upper surface of the insulating layer 121 is substantially constant regardless of the location. Alternatively, the processing is performed so that the distance between the insulating layer 121 and a formation surface (the upper surface of the substrate 101) such as the reflective layer 114R is substantially constant regardless of the location.
- the reflective layer 114R is the thinnest and the reflective layer 114B is the thickest. Therefore, the insulating layer 121 located on these three reflective layers has the thickest portion that overlaps the reflective layer 114R and the thinnest portion that overlaps the reflective layer 114B.
- the distance between the upper surface and the lower surface of the conductive layer 113 of the reflection layer in each light-emitting unit i.e. the interface between the conductive layer 113 and the EL layer 112
- the distance D R is the largest, the smallest distance D B.
- the difference between the distance D R , the distance D G , and the distance D B corresponds to a difference in optical distance (optical path length) in each light emitting unit.
- the light emitting unit 120R since the light emitting unit 120R has the longest optical path length, the light R having the longest wavelength is emitted.
- the light emitting unit 120B since the light emitting unit 120B has the shortest optical path length, the light emitting unit 120B emits the light B in which the light having the shortest wavelength is enhanced.
- the light emitting unit 120G emits light G in which the intermediate wavelength light is intensified.
- the light R can be red light
- the light G can be green light
- the light B can be blue light.
- the light emitting elements 110 can be arranged with extremely high density. For example, a display device with a definition exceeding 5000 ppi can be realized.
- FIG. 2A is a schematic cross-sectional view of the display device 100.
- the display device 100 includes the light-emitting unit 120R, the light-emitting unit 120G, and the light-emitting unit 120B exemplified in the configuration example 1 above a substrate 101 including a semiconductor circuit.
- the substrate 101 is a substrate provided with a circuit (also referred to as a pixel circuit) for driving each light emitting unit and a semiconductor circuit functioning as a drive circuit for driving the pixel circuit.
- a circuit also referred to as a pixel circuit
- a semiconductor circuit functioning as a drive circuit for driving the pixel circuit.
- An insulating layer 122 is provided between the substrate 101 and the insulating layer 121.
- the upper surface of the insulating layer 122 forms a formation surface of the reflective layer 114R, the reflective layer 114G, and the reflective layer 114B.
- the upper surface of the insulating layer 122 is preferably flat.
- the substrate 101 and the conductive layer 111 of the light emitting element 110 are electrically connected through the plug 131a, the conductive layer 132, and the plug 131b.
- the plug 131a is formed so as to be embedded in an opening provided in the insulating layer 122.
- the conductive layer 132 is provided over the insulating layer 122.
- the plug 131 b is formed so as to be embedded in an opening provided in the insulating layer 121 and reaching the conductive layer 132.
- the conductive layer 111 is provided in contact with the upper surface of the plug 131b.
- FIG. 2A shows an example in which the conductive layer 132 is formed by processing the same film as the reflective layer 114B.
- the conductive layer 132 is not limited to this, and the conductive layer 132 may be formed by processing the same film as the reflective layer 114R or the reflective layer 114G. Alternatively, the same film as any two or more of the reflective layer 114R, the reflective layer 114G, and the reflective layer 114B may be stacked.
- FIG. 2A shows an example in which the reflective layer 114R, the reflective layer 114G, and the reflective layer 114B are not electrically connected to the substrate 101 or the conductive layer 111.
- the reflective layer 114R, the reflective layer 114G, and the reflective layer 114B are in an electrically floating state.
- the reflective layer 114 ⁇ / b> R, the reflective layer 114 ⁇ / b> G, and the reflective layer 114 ⁇ / b> B may be electrically connected to the conductive layer 132 to have the same potential as the conductive layer 111.
- a plug that electrically connects the reflective layer 114R, the reflective layer 114G, and the reflective layer 114B to the substrate 101 may be provided in the insulating layer 122 so that a constant potential is applied.
- FIG. 2B is a schematic cross-sectional view of the display device 100A.
- the display device 100A is different from the display device 100 in that the configuration of the reflective layer 114G and the reflective layer 114B is mainly different.
- the reflective layer 114B has a stacked structure in which a conductive layer 141, a conductive layer 142, and a conductive layer 143 are sequentially stacked from the light emitting element 110 side.
- the reflective layer 114G has a stacked structure in which the conductive layer 141 and the conductive layer 142 are stacked from the light-emitting element 110 side.
- the reflective layer 114R is composed of a conductive layer 141.
- the conductive layer 141 the conductive layer 142, and the conductive layer 143
- a material having high reflectivity for visible light for the conductive layer 141.
- a material having a lower reflectance than that of the conductive layer 141 may be used, but it is preferable to use the same material because a processing apparatus can be used in common.
- FIG. 2B illustrates an example in which the conductive layer 132 has the same stacked structure as the reflective layer 114B.
- the conductive layer 142 and the conductive layer 143 are not necessarily conductive, and a layer formed of an insulating film or a semiconductor film may be used instead. In that case, only the conductive layer (eg, the conductive layer 141) can be used for the conductive layer 132.
- the plug 131a and the plug 131b may be in contact with each other without using the conductive layer 132, or the conductive layer 111 and the substrate 101 may be connected with one plug.
- a light-emitting element that can be used for the light-emitting element 110 an element capable of self-emission can be used, and an element whose luminance is controlled by current or voltage is included in its category.
- an LED, an organic EL element, an inorganic EL element, or the like can be used.
- the light emitting element includes a top emission type, a bottom emission type, and a dual emission type.
- a conductive film that transmits visible light is used for the electrode from which light is extracted.
- a conductive film that reflects visible light is preferably used for the electrode from which light is not extracted.
- a top emission type or dual emission type light emitting element that emits light to the side opposite to the surface to be formed can be preferably used.
- the EL layer 112 has at least a light emitting layer.
- the EL layer 112 is a layer other than the light-emitting layer and is a substance having a high hole-injecting property, a substance having a high hole-transporting property, a hole blocking material, a substance having a high electron-transporting property, a substance having a high electron-injecting property, or a bipolar property
- a layer containing a substance (a substance having a high electron transporting property and a high hole transporting property) or the like may be included.
- the EL layer 112 can use either a low molecular compound or a high molecular compound, and may contain an inorganic compound.
- the layers constituting the EL layer 112 can be formed by a method such as a vapor deposition method (including a vacuum vapor deposition method), a transfer method, a printing method, an ink jet method, or a coating method.
- the EL layer 112 preferably includes two or more kinds of light-emitting substances.
- white light emission can be obtained by selecting the light emitting material so that the light emission of each of the two or more light emitting materials has a complementary color relationship.
- a light emitting material that emits light such as R (red), G (green), B (blue), Y (yellow), and O (orange), or spectral components of two or more colors of R, G, and B It is preferable that 2 or more are included among the luminescent substances which show light emission containing.
- a light-emitting element whose emission spectrum from the light-emitting element has two or more peaks in a wavelength range of visible light (for example, 350 nm to 750 nm).
- the emission spectrum of the material having a peak in the yellow wavelength region is preferably a material having spectral components in the green and red wavelength regions.
- the EL layer 112 preferably has a structure in which a light-emitting layer including a light-emitting material that emits one color and a light-emitting layer including a light-emitting material that emits another color are stacked.
- the plurality of light-emitting layers in the EL layer 112 may be stacked in contact with each other, or may be stacked through a region that does not include any light-emitting material.
- a region including the same material (for example, a host material or an assist material) as the fluorescent light emitting layer or the phosphorescent light emitting layer and not including any light emitting material is provided between the fluorescent light emitting layer and the phosphorescent light emitting layer. Also good. This facilitates the production of the light emitting element and reduces the driving voltage.
- the light emitting element 110 may be a single element having one EL layer or a tandem element in which a plurality of EL layers are stacked with a charge generation layer interposed therebetween.
- a conductive film that transmits visible light and can be used for the conductive layer 111 or the like is formed using, for example, indium oxide, indium tin oxide, indium zinc oxide, zinc oxide, zinc oxide to which gallium is added, or the like. Can do.
- a metal material such as gold, silver, platinum, magnesium, nickel, tungsten, chromium, molybdenum, iron, cobalt, copper, palladium, or titanium, an alloy containing these metal materials, or a nitride of these metal materials (for example, Titanium nitride) can also be used by forming it thin enough to have translucency.
- a stacked film of the above materials can be used as a conductive layer. For example, it is preferable to use a stacked film of an alloy of silver and magnesium and indium tin oxide because the conductivity can be increased. Further, graphene or the like may be used.
- the conductive film that reflects visible light that can be used for each reflective layer is, for example, a metal material such as aluminum, gold, platinum, silver, nickel, tungsten, chromium, molybdenum, iron, cobalt, copper, or palladium, or An alloy containing these metal materials can be used.
- a metal material such as aluminum, gold, platinum, silver, nickel, tungsten, chromium, molybdenum, iron, cobalt, copper, or palladium
- An alloy containing these metal materials can be used.
- lanthanum, neodymium, germanium, or the like may be added to the metal material or alloy.
- titanium, nickel, or neodymium and an alloy containing aluminum (aluminum alloy) may be used.
- an alloy containing copper, palladium, magnesium, and silver may be used.
- An alloy containing silver and copper is preferable because of its high heat resistance.
- oxidation can be suppressed by stacking a metal film or a metal oxide film in contact with the aluminum film or the aluminum alloy film.
- materials for such metal films and metal oxide films include titanium and titanium oxide.
- the conductive film that transmits visible light and a film made of a metal material may be stacked.
- a laminated film of silver and indium tin oxide, a laminated film of an alloy of silver and magnesium and indium tin oxide, or the like can be used.
- the conductive film having translucency and semi-reflectivity that can be used for the conductive layer 113 a film in which the conductive film that reflects visible light is thin enough to transmit visible light can be used.
- conductivity and mechanical strength can be increased.
- the conductive film having translucency and semi-reflectivity has a reflectivity with respect to visible light (for example, reflectivity with respect to light having a predetermined wavelength in the range of 400 nm to 700 nm) of 20% to 80%, preferably 40% or more. 70% or less is preferable.
- the reflectivity of the conductive film having reflectivity with respect to visible light is preferably 40% to 100%, preferably 70% to 100%.
- the reflectance of the light-transmitting conductive film with respect to visible light is preferably 0% to 40%, preferably 0% to 30%.
- the electrodes constituting the light emitting element and the light emitting unit may be formed using a vapor deposition method or a sputtering method, respectively. In addition, it can be formed using a discharge method such as an inkjet method, a printing method such as a screen printing method, or a plating method.
- the above-described light-emitting layer and a layer containing a substance having a high hole-injecting property, a substance having a high hole-transporting property, a substance having a high electron-transporting property, a substance having a high electron-injecting property, a bipolar substance may have an inorganic compound such as a quantum dot or a polymer compound (oligomer, dendrimer, polymer, etc.).
- a quantum dot can be used for a light emitting layer to function as a light emitting material.
- a colloidal quantum dot material an alloy type quantum dot material, a core / shell type quantum dot material, a core type quantum dot material, or the like can be used.
- a material including an element group of Group 12 and Group 16, Group 13 and Group 15, or Group 14 and Group 16 may be used.
- a quantum dot material containing an element such as cadmium, selenium, zinc, sulfur, phosphorus, indium, tellurium, lead, gallium, arsenic, or aluminum may be used.
- each light emitting unit uses a conductive film that reflects the visible light at least in a portion located closest to the light emitting element 110.
- Each light emitting unit has an optical distance between the surface of the reflective layer that reflects the visible light and the conductive layer that is semi-transmissive and semi-reflective to visible light, and the wavelength ⁇ of the light whose intensity is desired to be increased. On the other hand, it is preferably adjusted so as to be m ⁇ / 2 (m is a natural number) or the vicinity thereof.
- the optical distance described above is strictly the physical distance between the reflecting surface of the reflecting layer and the reflecting surface of the semi-transmissive and semi-reflective conductive layer, and the refraction of the layer provided therebetween. Since the product with the rate is related, it is difficult to adjust precisely. Therefore, it is preferable to adjust the optical distance on the assumption that the surface of the reflective layer and the surface of the conductive layer having semi-transmissivity and semi-reflectivity are respectively reflective surfaces.
- each light emitting unit it is preferable to use a material having high translucency for visible light as the insulating layer 121 positioned between the reflective layer and the conductive layer 111.
- a material having high translucency for visible light for example, an inorganic insulating film such as a silicon oxide film, a silicon oxynitride film, an aluminum oxide film, or a hafnium oxide film can be used as a single layer or a stacked layer.
- a material with a high refractive index for example, 1.4 or more, preferably 1.5 or more
- Example of production method An example of a method for manufacturing a display device of one embodiment of the present invention will be described with reference to drawings.
- the display device 100A exemplified in the configuration example 2 will be described as an example.
- a thin film (an insulating film, a semiconductor film, a conductive film, or the like) included in the display device is formed by sputtering, chemical vapor deposition (CVD), vacuum evaporation, or pulsed laser deposition (PLD: Pulsed Laser Deposition).
- CVD chemical vapor deposition
- PLD Pulsed Laser Deposition
- Method atomic layer deposition
- ALD Atomic Layer Deposition
- thermal CVD methods there is a metal organic chemical vapor deposition (MOCVD) method.
- Thin films (insulating films, semiconductor films, conductive films, etc.) that constitute display devices are spin coat, dip, spray coating, ink jet, dispense, screen printing, offset printing, doctor knife method, slit coat, roll coat, curtain. It can be formed by a method such as coating or knife coating.
- the thin film when processing the thin film constituting the display device, a photolithography method or the like can be used.
- the thin film may be processed by a nanoimprint method, a sand blast method, a lift-off method, or the like.
- the island-shaped thin film may be directly formed by a film forming method using a shielding mask such as a metal mask.
- i-line wavelength 365 nm
- g-line wavelength 436 nm
- h-line wavelength 405 nm
- light used for exposure for example, i-line (wavelength 365 nm), g-line (wavelength 436 nm), h-line (wavelength 405 nm), or light obtained by mixing these can be used.
- ultraviolet light, KrF laser light, ArF laser light, or the like can be used.
- exposure may be performed by an immersion exposure technique.
- extreme ultraviolet (EUV) light or X-rays may be used as light used for exposure.
- an electron beam can be used instead of the light used for exposure. It is preferable to use extreme ultraviolet light, X-rays, or an electron beam because extremely fine processing is possible.
- a photomask is not necessary when exposure is performed by scanning a beam such as an electron beam.
- etching the thin film For etching the thin film, a dry etching method, a wet etching method, a sand blasting method, or the like can be used.
- substrate 101 a substrate having heat resistance enough to withstand at least heat treatment performed later can be used.
- a substrate having heat resistance enough to withstand at least heat treatment performed later can be used.
- a substrate having heat resistance enough to withstand at least heat treatment performed later can be used.
- a glass substrate, a quartz substrate, a sapphire substrate, a ceramic substrate, or the like can be used.
- a semiconductor substrate such as a single crystal semiconductor substrate, a polycrystalline semiconductor substrate, a compound semiconductor substrate such as silicon germanium, or an SOI substrate using silicon or silicon carbide as a material can be used.
- the substrate 101 a substrate in which a semiconductor circuit including a semiconductor element such as a transistor is formed over the semiconductor substrate or the insulating substrate is preferably used.
- the semiconductor circuit preferably includes, for example, a pixel circuit, a gate line driver circuit (gate driver), a source line driver circuit (source driver), and the like.
- gate driver gate line driver
- source driver source driver
- an arithmetic circuit, a memory circuit, and the like may be configured.
- a substrate on which at least a pixel circuit is configured is used as the substrate 101.
- FIG. 3A An insulating film to be the insulating layer 122 is formed over the substrate 101. Subsequently, an opening reaching the substrate 101 is formed in the insulating layer 122 at a position where the plug 131a is formed. The opening is preferably an opening reaching an electrode or a wiring provided in the substrate 101. Subsequently, after a conductive film is formed so as to fill the opening, a planarization process is performed so that the upper surface of the insulating layer 122 is exposed. Accordingly, the plug 131a embedded in the insulating layer 122 can be formed (FIG. 3A).
- planarization treatment a polishing treatment method such as a chemical mechanical polishing (CMP) method can be suitably used.
- CMP chemical mechanical polishing
- dry etching treatment or plasma treatment may be used. Note that the polishing treatment, the dry etching treatment, and the plasma treatment may be performed a plurality of times or in combination.
- the process order is not particularly limited, and may be set as appropriate according to the uneven state of the surface to be processed.
- a conductive film 143f to be the conductive layer 143 is formed over the insulating layer 122.
- a resist mask 151 is formed over the conductive film 143f (FIG. 3B).
- the resist mask 151 is formed in a portion that will later become the reflective layer 114B.
- the resist mask 151 is also formed on a portion covering the upper surface of the plug 131a.
- the conductive layer 143 can be formed by removing the conductive film 143f not covered with the resist mask 151 by etching. Thereafter, the resist mask 151 is removed.
- a conductive film 142f to be the conductive layer 142 later is formed so as to cover the insulating layer 122 and the conductive layer 143, and a resist mask 152 is formed over the conductive film 142f (FIG. 3C).
- the resist mask 152 is provided so as to cover a portion of the conductive film 142f that overlaps with the conductive layer 143 (including a portion that becomes the conductive layer 132) and a portion that later becomes the reflective layer 114G.
- the conductive layer 142 can be formed by etching the conductive film 142f as described above.
- a conductive film 141f to be the conductive layer 141 later is formed to cover the insulating layer 122 and the conductive layer 142, and a resist mask 153 is formed over the conductive film 141f (FIG. 3D).
- the resist mask 153 is provided so as to cover a portion of the conductive film 141f that overlaps with the conductive layer 142 and a portion that later becomes the reflective layer 114R.
- the conductive layer 141 can be formed by etching the conductive film 141f as described above.
- the reflective layer 114R, the reflective layer 114G, the reflective layer 114B, and the conductive layer 132 can be formed (FIG. 3E).
- the resist mask 151 or the resist mask 152 is formed on a portion to be the conductive layer 132 so that they are not formed on the portion to be the conductive layer 132. What is necessary is just to set it as the structure which does not provide.
- the resist mask 152 is formed so that the end portion of the resist mask 152 and the end portion of the conductive layer 143 coincide with each other; Absent. Further, the resist mask 152 may be formed so as to cover the end portion of the conductive layer 143. In that case, the formed conductive layer 142 has a shape that covers an end portion of the conductive layer 143. The same applies to the positional relationship between the resist mask 153 and the conductive layer 142.
- An insulating film 121f to be the insulating layer 121 later is formed over the insulating layer 122 so as to cover the reflective layer 114R, the reflective layer 114G, the reflective layer 114B, and the conductive layer 132 (FIG. 4A).
- an opening reaching the conductive layer 132 is formed in the insulating film 121f, and a conductive film 131bf to be a plug 131b later is formed so as to fill the opening (FIG. 4B).
- the insulating layer 121 whose upper surface is planarized, and the insulating layer A plug 131b embedded in 121 can be formed (FIG. 4C).
- the insulating film 121f In the insulating film 121f, at least a portion overlapping with the reflective layer 114B has a thickness greater than or equal to the insulating layer 121 formed after the planarization treatment. At this time, part of the conductive film 131bf may remain on the top surface of the insulating film 121f after planarization due to the influence of the uneven shape on the top surface of the insulating film 121f. Therefore, the remaining film of the conductive film 131bf is suitably formed by forming the insulating film 121f sufficiently thick in advance and performing additional planarization after the upper surface of the insulating film 121f is exposed during the planarization. Can be removed.
- the planarization treatment is preferably performed with high accuracy so that the portion of the insulating layer 121 that overlaps the reflective layer 114B has a desired thickness.
- polishing is performed at a constant processing speed until a part of the upper surface of the insulating film 121f is exposed. Thereafter, polishing is performed until the insulating film 121f has a desired thickness under conditions where the processing speed is slower than this, so that processing can be performed with high accuracy.
- an optical method for irradiating the surface of the surface to be processed and detecting a change in the reflected light, or a change in the polishing resistance received by the processing apparatus from the surface to be processed is detected.
- a polishing process is performed under conditions of a low processing speed while monitoring the thickness of the insulating film 121f by an optical method using a laser interferometer or the like.
- the thickness can be controlled with high accuracy. Note that the polishing treatment may be performed a plurality of times until the insulating layer 121 has a desired thickness as necessary.
- a conductive film is formed over the insulating layer 121 and the plug 131b, and unnecessary portions are removed by etching, whereby the conductive layer 111 that is electrically connected to the plug 131b is formed.
- Insulating Layer 115 is formed so as to cover the conductive layer 111 and the insulating layer 121, and unnecessary portions are removed by etching, so that an insulating layer 115 covering the end portion of the conductive layer 111 is formed (FIG. 4D). )).
- the insulating layer 115 is processed so as to have an opening overlapping with the reflective layer 114R, the reflective layer 114G, or the reflective layer 114B in a region overlapping with the conductive layer 111.
- the end portion of the insulating layer 115 on the conductive layer 111 is preferably processed so as to have a tapered shape.
- the taper angle (angle formed by the surface to be formed and the end surface) of the insulating layer 115 is greater than 0 degree and 60 degrees or less, preferably 5 degrees or more and 45 degrees or less, more preferably 5 degrees or more and 30 degrees or less. It is preferable to do.
- the insulating layer 115 can be formed of an organic insulating film or an inorganic insulating film.
- an inorganic insulating film in the case of a display device with ultra high definition (for example, 2000 ppi or more), it is preferable to use an inorganic insulating film.
- the EL layer 112 has a layer containing at least a light-emitting compound.
- an electron injection layer, an electron transport layer, a charge generation layer, a hole transport layer, and a hole injection layer may be stacked.
- the EL layer 112 can be formed by a liquid phase method such as an evaporation method or an inkjet method.
- the conductive layer 113 is formed so as to be semi-transmissive and semi-reflective with respect to visible light.
- a metal film or an alloy film that is thin enough to transmit visible light can be used.
- a light-transmitting conductive film eg, a metal oxide film
- a metal oxide film may be stacked over such a film.
- the light emitting unit 120R, the light emitting unit 120G, and the light emitting unit 120B having different optical distances can be formed.
- the difference in optical distance between the light emitting units can be precisely controlled by the thickness of each reflective layer, a chromaticity shift or the like in each light emitting unit is unlikely to occur.
- a display device having excellent reproducibility and extremely high display quality can be easily produced.
- the light emitting element 110 and each reflection layer can be formed on an insulating layer whose upper surface is flattened. Further, since the lower electrode (conductive layer 111) of the light-emitting element 110 can be electrically connected to the pixel circuit or the like of the substrate 101 through a plug, an extremely fine pixel can be formed. Therefore, an extremely high-definition display device can be realized. In addition, since the light-emitting element 110 can be placed over the pixel circuit or the driver circuit, a display device with a high aperture ratio (effective light-emitting area ratio) can be realized.
- FIG. 5A is a schematic cross-sectional view of the display device 100B.
- the light emitting unit 120R included in the display device 100B includes a reflective layer 114R and a light emitting element 110R.
- the light-emitting element 110R includes a conductive layer 111R, an EL layer 112, and a conductive layer 113.
- the reflective layer 114R is electrically connected to the substrate 101 via the plug 131a.
- the insulating layer 121 over the reflective layer 114R is provided with an opening reaching the reflective layer 114R, and the conductive layer 111R is embedded in the opening.
- the upper surface of the insulating layer 121 and the upper surface of the conductive layer 111R are each flattened so as not to cause a large step at the boundary.
- the EL layer 112 is provided in contact with the planarized upper surface of the conductive layer 111 ⁇ / b> R and the upper surface of the insulating layer 121, and the conductive layer 113 is provided over the EL layer 112. In this manner, since the formation surface of the EL layer 112 is planarized, the insulating layer 115 illustrated in the above configuration example can be omitted, and the aperture ratio can be increased.
- the display device 100B can have a structure in which the conductive layer 132 and the plug 131b included in the display device 100A are not provided. Furthermore, since the upper surface of the plug 131a is flattened, a region overlapping with the plug 131a can also be used as the light emitting region of the light emitting unit 120R, and the aperture ratio can be increased.
- the light emitting unit 120G includes a light emitting element 110G and a reflective layer 114G.
- the light-emitting element 110G includes a conductive layer 111G, an EL layer 112, and a conductive layer 113.
- the light emitting unit 120G is the same as the light emitting unit 120R except for the configuration of the reflective layer 114G and the thickness of the conductive layer 111G.
- a conductive layer 141 and a conductive layer 142 are stacked. Since the upper surface of the conductive layer 111G is planarized similarly to the conductive layer 111R, the conductive layer 111G is formed thinner than the conductive layer 111R by the thickness of the conductive layer 142.
- the light emitting unit 120B includes a light emitting element 110B and a reflective layer 114B.
- the light-emitting element 110B includes a conductive layer 111B, an EL layer 112, and a conductive layer 113.
- the light emitting unit 120B is the same as the light emitting unit 120R and the light emitting unit 120G except for the configuration of the reflective layer 114B and the thickness of the conductive layer 111B.
- the reflective layer 114B is formed by stacking a conductive layer 141, a conductive layer 142, and a conductive layer 143. Since the upper surface of the conductive layer 111B is planarized similarly to the conductive layer 111R and the like, the conductive layer 111B is formed to be thinner than the conductive layer 111G by the thickness of the conductive layer 143.
- FIG. 5B is a schematic cross-sectional view of the display device 100C.
- the light emitting unit 120R included in the display device 100C includes a light emitting element 110, a reflective layer 116R, and an insulating layer 146R.
- the reflective layer 116 ⁇ / b> R includes a conductive layer 141 and a conductive layer 144.
- the conductive layer 141 of the reflective layer 116R is provided on the insulating layer 122 and is electrically connected to the plug 131a.
- the insulating layer 121 is provided with an opening reaching the conductive layer 141.
- the conductive layer 144 is provided in the opening of the insulating layer 121, and is provided along the upper surface of the conductive layer 144 and the side wall of the opening.
- the insulating layer 146 ⁇ / b> R is provided so as to be embedded in a region surrounded by the conductive layer 144 in the opening of the insulating layer 121.
- the top surfaces of the insulating layer 121, the insulating layer 146R, and the conductive layer 144 are planarized.
- the conductive layer 111 of the light-emitting element 110 included in the light-emitting unit 120R is provided in contact with the top surfaces of the insulating layer 121, the insulating layer 146R, and the conductive layer 144. That is, the conductive layer 144 and the conductive layer 111 are electrically connected at the outer edge portion of the opening of the insulating layer 121. With such a structure, the substrate 101 and the conductive layer 111 can be electrically connected to each other through the plug 131a, the conductive layer 141, and the conductive layer 144. Accordingly, the light emitting unit 120R can use a portion overlapping the plug 131a as a light emitting region, so that the aperture ratio can be increased.
- the light emitting unit 120G is different from the light emitting unit 120R in that it includes an insulating layer 146G and a reflective layer 116G instead of the insulating layer 146R and the reflective layer 116R.
- the reflective layer 116G includes a conductive layer 141, a conductive layer 142, and a conductive layer 144.
- the insulating layer 146G is processed so that the thickness thereof is thinner than the insulating layer 146R by the thickness of the conductive layer 142.
- the light emitting unit 120B is different from the light emitting unit 120R in that it has an insulating layer 146B and a reflective layer 116G instead of the insulating layer 146R and the reflective layer 116R.
- the reflective layer 116 ⁇ / b> G includes a conductive layer 141, a conductive layer 142, a conductive layer 143, and a conductive layer 144.
- the insulating layer 146B is processed so that the thickness thereof is thinner than the insulating layer 146R by the thickness of the conductive layer 142 and the conductive layer 143.
- FIG. 6A is a schematic cross-sectional view of the display device 100D.
- the display device 100D is different from the display device 100A in that the configuration of the light emitting unit 120B is mainly different.
- the light emitting unit 120B is located on the upper surface of the conductive layer 141 and the upper surface of the insulating layer 121, substantially on the same plane.
- the insulating layer 121 is not located between the conductive layer 111 and the conductive layer 141 and is provided in contact therewith, and the conductive layer 111 and the conductive layer 141 are electrically connected.
- the plug 131a provided in the light emitting unit 120B is provided in contact with the conductive layer 143.
- the substrate 101 and the conductive layer 111 are electrically connected through a plug 131a, a conductive layer 143, a conductive layer 142, and a conductive layer 141. Accordingly, it is not necessary to provide the conductive layer 132 in the light emitting unit 120B, and a portion overlapping with the plug 131a can be used as a light emitting region, so that the aperture ratio can be increased.
- the light emitting unit 120B is a light emitting unit exhibiting blue
- the light emitting area emitting blue light with low visibility can be made larger than the light emitting area emitting light of other colors, so that the display quality is further improved.
- the power consumption can be reduced.
- the point in time at which the conductive layer 141 is detected in the planarization process of the upper surface of the insulating layer 121 can be set as the end point of the planarization process. Therefore, the thickness of the insulating layer 121 of the light emitting unit 120R or the light emitting unit 120G can be accurately controlled. Thereby, the chromaticity shift due to the shift of the optical distance hardly occurs, and the production yield can be increased.
- the conductive layer 111 can have the same thickness between the light emitting units.
- the conductive layer 111 is compared with the display device 100A illustrated in Configuration Example 2. Is preferably formed thick. The thickness of the conductive layer 111 can be set according to the optical distance of the light emitting unit 120B.
- FIG. 6B is a schematic cross-sectional view of the display device 100E.
- the light emitting unit 120R includes a light emitting element 110R, a conductive layer 145, and a reflective layer 114R.
- the light-emitting element 110R includes a conductive layer 111R, an EL layer 112, and a conductive layer 113.
- the conductive layer 141 constituting the reflective layer 114R is provided on the insulating layer 122 so as to be in contact with the plug 131a.
- the conductive layer 145 has a light-transmitting property and is provided over the conductive layer 141.
- the insulating layer 121 has an opening reaching the conductive layer 145.
- the conductive layer 111 ⁇ / b> R is provided so as to be embedded in the opening of the insulating layer 121 so as to be in contact with the conductive layer 145.
- the upper surface of the conductive layer 111R and the upper surface of the insulating layer 121 are planarized so that no step is generated at the boundary between them.
- the substrate 101 and the conductive layer 111R are electrically connected to the plug 131a, the conductive layer 141, and the conductive layer 145.
- a region overlapping with the plug 131a can also be used as a light emitting region.
- the light emitting unit 120G includes a light emitting element 110G, a conductive layer 145, and a reflective layer 114G.
- the light-emitting element 110G includes a conductive layer 111G, an EL layer 112, and a conductive layer 113.
- the light emitting unit 120G has the same configuration as the light emitting unit 120R except that the reflective layer 114G includes the conductive layer 141 and the conductive layer 142.
- the conductive layer 111G is formed thinner than the conductive layer 111R by the thickness of the conductive layer 142.
- the light emitting unit 120B includes a light emitting element 110B, a conductive layer 145, and a reflective layer 114B.
- the light emitting element 110B is different from the light emitting element 110R and the light emitting element 110G in that it does not have a conductive layer corresponding to the conductive layer 111R or the conductive layer 111G. That is, the light-emitting element 110 ⁇ / b> B includes the conductive layer 145 that functions as a lower electrode, the EL layer 112, and the conductive layer 113.
- the upper surface of the conductive layer 145 is provided so as to be substantially flush with the upper surface of the insulating layer 121.
- the point in time at which it is detected that the conductive layer 145 is exposed in the planarization process of the upper surface of the insulating layer 121 can be the end point of the planarization process. Therefore, during the planarization treatment of the insulating layer 121, the thickness of the conductive layer 111R included in the light emitting unit 120R and the thickness of the conductive layer 111G included in the light emitting unit 120B can be accurately controlled.
- the light-transmitting conductive layer 145 covers the upper surface of the conductive layer 141 that forms the reflective surface, so that the opening of the insulating layer 121 is formed and the planarization process is performed.
- the top surface of the conductive layer 141 can be prevented from being exposed to etching or planarization treatment. Thereby, it is possible to prevent the reflectance from being lowered due to the alteration or corrosion of the upper surface of the conductive layer 141 and the light emission efficiency of each light emitting unit from being lowered.
- the conductive layer 145 for example, a conductive metal oxide film or the like can be used.
- FIG. 7 is a schematic cross-sectional view of the display device 200A.
- the display device 200A includes a light emitting unit 120R, a light emitting unit 120G, a light emitting unit 120B, a capacitor 240, a transistor 210, and the like.
- the transistor 210 is a transistor in which a channel region is formed in the substrate 201.
- the substrate 201 for example, a semiconductor substrate such as a single crystal silicon substrate can be used.
- the transistor 210 includes a part of the substrate 201, a conductive layer 211, a low-resistance region 212, an insulating layer 213, an insulating layer 214, and the like.
- the conductive layer 211 functions as a gate electrode.
- the insulating layer 213 is located between the substrate 201 and the conductive layer 211 and functions as a gate insulating layer.
- the low resistance region 212 is a region where the substrate 201 is doped with an impurity and functions as one of a source and a drain.
- the insulating layer 214 is provided to cover the side surface of the conductive layer 211 and functions as a sidewall insulating layer.
- an element isolation layer 215 is provided between two adjacent transistors 210 so as to be embedded in the substrate 201.
- an insulating layer 261 is provided so as to cover the transistor 210, and the capacitor 240 is provided over the insulating layer 261.
- the capacitor element 240 includes a conductive layer 241, a conductive layer 242, and an insulating layer 243 positioned therebetween.
- the conductive layer 241 functions as one electrode of the capacitor 240
- the conductive layer 242 functions as the other electrode of the capacitor 240
- the insulating layer 243 functions as a dielectric of the capacitor 240.
- the conductive layer 241 is provided over the insulating layer 261 and is electrically connected to one of the source and the drain of the transistor 210 by a plug 271 embedded in the insulating layer 261.
- the insulating layer 243 is provided so as to cover the conductive layer 241.
- the conductive layer 242 is provided in a region overlapping with the conductive layer 241 with the insulating layer 243 interposed therebetween.
- the insulating layer 122 is provided so as to cover the capacitor element 240, and the light emitting unit 120R, the light emitting unit 120G, the light emitting unit 120B, the conductive layer 132, and the like are provided over the insulating layer 122.
- the configuration of the light emitting unit 120R, the light emitting unit 120G, the light emitting unit 120B, and the conductive layer 132 an example using the configuration illustrated in Configuration Example 2-2 and FIG. Instead, various configurations exemplified above can be applied.
- the display device 200A is provided with an insulating layer 161, an insulating layer 162, and an insulating layer 163 so as to cover the conductive layer 113 of the light-emitting element 110.
- These three insulating layers function as a protective layer that prevents impurities such as water from diffusing into the light-emitting element 110.
- the insulating layer 161 and the insulating layer 163 are preferably formed using an inorganic insulating film with low moisture permeability, such as a silicon oxide film, a silicon nitride film, or an aluminum oxide film.
- an organic insulating film with high light-transmitting property can be used.
- the influence of the uneven shape on the lower side of the insulating layer 162 can be reduced, and the surface on which the insulating layer 163 is formed can be made smooth. Accordingly, since defects such as pinholes are hardly generated in the insulating layer 163, the moisture permeability of the protective layer can be further increased.
- the structure of the protective layer covering the light-emitting element 110 is not limited to this, and a single-layer structure, a two-layer structure, or a stacked structure including four or more layers may be employed.
- a colored layer 165R overlapping with the light emitting unit 120R, a colored layer 165G overlapping with the light emitting unit 120G, and a colored layer 165B overlapping with the light emitting unit 120B are provided.
- the colored layer 165R transmits red light
- the colored layer 165G transmits green light
- the colored layer 165B transmits blue light.
- the color purity of the light from each light emitting unit can be increased, and a display device with higher display quality can be realized.
- the display device 200A has a substrate 202 on the viewing side.
- the substrate 202 and the substrate 201 are bonded to each other with an adhesive layer 164.
- a light-transmitting substrate such as a glass substrate, a quartz substrate, a sapphire substrate, or a plastic substrate can be used.
- a display device 200B shown in FIG. 8 is mainly different from the display device 200A in that the configuration of the capacitive element is different.
- each of the reflective layer 114R, the reflective layer 114G, and the reflective layer 114B also serves as one electrode of the capacitor 240A.
- the reflective layer 114R, the reflective layer 114G, and the reflective layer 114B are provided on the insulating layer 243, respectively.
- the reflective layer 114R, the reflective layer 114G, and the reflective layer 114B are electrically connected to one of the source and the drain of the transistor 210 through the plug 271, the conductive layer 251a, and the plug 131a, respectively.
- the conductive layer 241 is electrically connected to the conductive layer 251b through the plug 131c.
- the manufacturing process can be simplified as compared with the display device 200A, and the production cost can be reduced.
- FIG. 9 is a schematic cross-sectional view of the display device 200C.
- the display device 200C is mainly different from the display device 200A in that the transistor configuration is different.
- the transistor 220 is a transistor in which a metal oxide (also referred to as an oxide semiconductor) is applied to a semiconductor layer in which a channel is formed.
- a metal oxide also referred to as an oxide semiconductor
- the transistor 220 includes a semiconductor layer 221, a metal oxide layer 222, an insulating layer 223, a conductive layer 224, a conductive layer 225, an insulating layer 226, a conductive layer 227, and the like.
- the above-described insulating substrate or semiconductor substrate can be used as the substrate 201a provided with the transistor 220.
- An insulating layer 232 is provided over the substrate 201a.
- the insulating layer 232 functions as a barrier layer which prevents impurities such as water and hydrogen from the substrate 201a from diffusing into the transistor 220 and oxygen from desorbing from the semiconductor layer 221 to the insulating layer 232 side.
- a film in which hydrogen and oxygen are less likely to diffuse than the silicon oxide film such as an aluminum oxide film, a hafnium oxide film, or a silicon nitride film, can be used.
- a conductive layer 227 is provided over the insulating layer 232, and an insulating layer 226 is provided to cover the conductive layer 227.
- the conductive layer 227 functions as a first gate electrode of the transistor 220, and part of the insulating layer 226 functions as a first gate insulating layer.
- An oxide insulating film such as a silicon oxide film is preferably used for at least a portion of the insulating layer 226 that is in contact with the semiconductor layer 221.
- the top surface of the insulating layer 226 is preferably planarized.
- the semiconductor layer 221 is provided on the insulating layer 226.
- the semiconductor layer 221 preferably includes a metal oxide (also referred to as oxide semiconductor) film having semiconductor characteristics. Details of a material that can be preferably used for the semiconductor layer 221 will be described later.
- the pair of conductive layers 225 are provided in contact with the semiconductor layer 221 and function as a source electrode and a drain electrode.
- the metal oxide layer 222 is provided so as to cover the upper surface of the semiconductor layer 221 between the pair of conductive layers 225.
- the metal oxide layer 222 preferably contains a metal oxide that can be used for the semiconductor layer 221.
- An insulating layer 223 that functions as a second gate insulating layer and a conductive layer 224 that functions as a second gate electrode are stacked over the metal oxide layer 222.
- an insulating layer 228 is provided so as to cover the transistor 220, and an insulating layer 261 is provided over the insulating layer 228.
- the insulating layer 228 functions as a barrier layer that prevents impurities such as water and hydrogen from diffusing from the insulating layer 261 and the like to the transistor 220 and from releasing oxygen from the semiconductor layer 221.
- an insulating film similar to the insulating layer 232 can be used.
- the plug 271 electrically connected to the conductive layer 225 is provided so as to be embedded in the insulating layer 261.
- the plug 271 preferably includes a conductive layer 271a covering a side surface of the opening of the insulating layer 261 and a part of the upper surface of the conductive layer 225, and a conductive layer 271b in contact with the upper surface of the conductive layer 271a.
- FIG. 10 is a schematic cross-sectional view of the display device 200D.
- the display device 200D has a structure in which a transistor 210 in which a channel is formed in a substrate 201 and a transistor 220 including a metal oxide in a semiconductor layer in which a channel is formed are stacked.
- An insulating layer 261 is provided so as to cover the transistor 210, and a conductive layer 251 is provided over the insulating layer 261.
- An insulating layer 262 is provided to cover the conductive layer 251, and the conductive layer 252 is provided over the insulating layer 262.
- the conductive layer 251 and the conductive layer 252 each function as a wiring.
- An insulating layer 263 and an insulating layer 232 are provided so as to cover the conductive layer 252, and the transistor 220 is provided over the insulating layer 232.
- An insulating layer 265 is provided to cover the transistor 220, and the capacitor 240 is provided over the insulating layer 265. The capacitor 240 and the transistor 220 are electrically connected by a plug 274.
- the transistor 220 can be used as a transistor constituting a pixel circuit.
- the transistor 210 can be used as a transistor included in the pixel circuit or a driver circuit (gate line driver circuit or source line driver circuit) for driving the pixel circuit.
- the transistor 210 and the transistor 220 can be used as transistors included in various circuits such as an arithmetic circuit and a memory circuit.
- FIG. 11 is a schematic cross-sectional view of the display device 200E.
- the display device 200E is mainly different from the display device 200D in that two transistors to which an oxide semiconductor is applied are stacked.
- the display device 200E includes a transistor 230 between the transistor 210 and the transistor 220.
- the transistor 230 has a structure similar to that of the transistor 220 except that the transistor 230 does not have the first gate electrode. Note that as in the transistor 220, the transistor 230 may include a first gate electrode.
- the insulating layer 263 and the insulating layer 231 are provided so as to cover the conductive layer 252, and the transistor 230 is provided over the insulating layer 231.
- the transistor 230 and the conductive layer 252 are electrically connected to each other through the plug 273, the conductive layer 253, and the plug 272.
- An insulating layer 264 and an insulating layer 232 are provided so as to cover the conductive layer 253, and the transistor 220 is provided over the insulating layer 232.
- the transistor 220 functions as a transistor for controlling the current flowing through the light emitting element 110.
- the transistor 230 functions as a selection transistor for controlling the selection state of the pixel.
- the transistor 210 functions as a transistor that forms a driver circuit for driving a pixel.
- the area occupied by the pixel can be further reduced, and a high-definition display device can be realized.
- the transistor includes a conductive layer that functions as a gate electrode, a semiconductor layer, a conductive layer that functions as a source electrode, a conductive layer that functions as a drain electrode, and an insulating layer that functions as a gate insulating layer.
- the structure of the transistor included in the display device of one embodiment of the present invention there is no particular limitation on the structure of the transistor included in the display device of one embodiment of the present invention.
- a planar transistor, a staggered transistor, or an inverted staggered transistor may be used.
- a top-gate or bottom-gate transistor structure may be employed.
- gate electrodes may be provided above and below the channel.
- crystallinity of a semiconductor material used for the transistor there is no particular limitation on the crystallinity of a semiconductor material used for the transistor, and an amorphous semiconductor, a single crystal semiconductor, or a semiconductor having crystallinity other than a single crystal (a microcrystalline semiconductor, a polycrystalline semiconductor, or a crystal region in part) Any of these may be used. It is preferable to use a single crystal semiconductor or a semiconductor having crystallinity because deterioration of transistor characteristics can be suppressed.
- a metal oxide having an energy gap of 2 eV or more, preferably 2.5 eV or more, more preferably 3 eV or more can be used.
- a metal oxide containing indium for example, a CAC-OS described later can be used.
- a transistor using a metal oxide having a wider band gap and lower carrier density than silicon retains charges accumulated in a capacitor connected in series with the transistor for a long period of time due to its low off-state current. Is possible.
- the semiconductor layer is represented by an In-M-Zn-based oxide containing indium, zinc, and M (metal such as aluminum, titanium, gallium, germanium, yttrium, zirconium, lanthanum, cerium, tin, neodymium, or hafnium). It can be a membrane.
- the atomic ratio of the metal element of the sputtering target used for forming the In-M-Zn oxide is In ⁇ M, Zn It is preferable to satisfy ⁇ M.
- the atomic ratio of the semiconductor layer to be formed includes a variation of plus or minus 40% of the atomic ratio of the metal element contained in the sputtering target.
- the semiconductor layer As the semiconductor layer, a metal oxide film with low carrier density is used.
- the semiconductor layer has a carrier density of 1 ⁇ 10 17 / cm 3 or less, preferably 1 ⁇ 10 15 / cm 3 or less, more preferably 1 ⁇ 10 13 / cm 3 or less, more preferably 1 ⁇ 10 11 / cm 3. 3 or less, more preferably less than 1 ⁇ 10 10 / cm 3, it is possible to use a 1 ⁇ 10 -9 / cm 3 metal oxide or more carrier density.
- Such metal oxides are referred to as high purity intrinsic or substantially high purity intrinsic metal oxides. Since the metal oxide has a low impurity concentration and a low density of defect states, it can be said that the metal oxide has stable characteristics.
- the present invention is not limited thereto, and an oxide semiconductor with an appropriate composition may be used depending on required semiconductor characteristics and electrical characteristics (such as field-effect mobility and threshold voltage) of the transistor.
- the semiconductor layer in order to obtain the required semiconductor characteristics of the transistor, it is preferable that the semiconductor layer have appropriate carrier density, impurity concentration, defect density, atomic ratio of metal element to oxygen, interatomic distance, density, and the like. .
- the concentration of silicon or carbon in the semiconductor layer is 2 ⁇ 10 18 atoms / cm 3 or less, preferably 2 ⁇ 10 17 atoms / cm 3 or less.
- the concentration of alkali metal or alkaline earth metal obtained by secondary ion mass spectrometry in the semiconductor layer is set to 1 ⁇ 10 18 atoms / cm 3 or less, preferably 2 ⁇ 10 16 atoms / cm 3 or less.
- the nitrogen concentration obtained by secondary ion mass spectrometry in the semiconductor layer is 5 ⁇ 10 18 atoms / cm 3 or less.
- An oxide semiconductor is classified into a single crystal oxide semiconductor and a non-single crystal oxide semiconductor.
- a CAAC-OS c-axis-aligned crystal oxide semiconductor
- a polycrystalline oxide semiconductor a polycrystalline oxide semiconductor
- an nc-OS nanocrystalline oxide semiconductor
- a pseudo-amorphous oxide semiconductor a-like oxide OS
- amorphous oxide semiconductor amorphous-like oxide semiconductor
- CAC-OS Cloud-Aligned Composite Oxide Semiconductor
- non-single-crystal oxide semiconductor or CAC-OS can be preferably used for the semiconductor layer of the transistor disclosed in one embodiment of the present invention.
- non-single-crystal oxide semiconductor nc-OS or CAAC-OS can be preferably used.
- a CAC-OS is preferably used as the semiconductor layer of the transistor.
- the CAC-OS high electrical characteristics or high reliability can be imparted to the transistor.
- the semiconductor layer includes two or more of a CAAC-OS region, a polycrystalline oxide semiconductor region, an nc-OS region, a pseudo-amorphous oxide semiconductor region, and an amorphous oxide semiconductor region.
- a mixed film may be used.
- the mixed film may have a single-layer structure or a stacked structure including any two or more of the above-described regions.
- CAC-OS Cloud-Aligned Composite
- the CAC-OS is a structure of a material in which elements forming a metal oxide are unevenly distributed with a size of 0.5 nm to 10 nm, preferably 1 nm to 2 nm, or the vicinity thereof.
- the metal oxide one or more metal elements are unevenly distributed, and the region having the metal element has a size of 0.5 nm to 10 nm, preferably 1 nm to 2 nm, or the vicinity thereof.
- the state mixed with is also referred to as a mosaic or patch.
- the metal oxide preferably contains at least indium.
- One kind selected from the above or a plurality of kinds may be included.
- a CAC-OS in In-Ga-Zn oxide is an indium oxide (hereinafter referred to as InO).
- X1 (X1 is greater real than 0) and.), or indium zinc oxide (hereinafter, in X2 Zn Y2 O Z2 ( X2, Y2, and Z2 is larger real than 0) and a.), gallium An oxide (hereinafter referred to as GaO X3 (X3 is a real number greater than 0)) or a gallium zinc oxide (hereinafter referred to as Ga X4 Zn Y4 O Z4 (where X4, Y4, and Z4 are greater than 0)) to.) and the like, the material becomes mosaic by separate into, mosaic InO X1 or in X2 Zn Y2 O Z2, is a configuration in which uniformly distributed in the film (hereinafter Also referred to as a cloud-like.) A.
- CAC-OS includes a region GaO X3 is the main component, and In X2 Zn Y2 O Z2, or InO X1 is the main component region is a composite metal oxide having a structure that is mixed.
- the first region indicates that the atomic ratio of In to the element M in the first region is larger than the atomic ratio of In to the element M in the second region. It is assumed that the concentration of In is higher than that in the second region.
- IGZO is a common name and may refer to one compound of In, Ga, Zn, and O.
- ZnO ZnO
- the crystalline compound has a single crystal structure, a polycrystalline structure, or a CAAC structure.
- the CAAC structure is a crystal structure in which a plurality of IGZO nanocrystals have c-axis orientation and are connected without being oriented in the ab plane.
- CAC-OS relates to a material structure of a metal oxide.
- CAC-OS refers to a region observed in the form of nanoparticles mainly composed of Ga in a material structure including In, Ga, Zn and O, and nanoparticles mainly composed of In.
- the region observed in a shape is a configuration in which the regions are randomly dispersed in a mosaic shape. Therefore, in the CAC-OS, the crystal structure is a secondary element.
- the CAC-OS does not include a stacked structure of two or more kinds of films having different compositions.
- a structure composed of two layers of a film mainly containing In and a film mainly containing Ga is not included.
- a region GaO X3 is the main component, and In X2 Zn Y2 O Z2 or InO X1 is the main component region, in some cases clear boundary can not be observed.
- the CAC-OS includes a region that is observed in a part of a nanoparticle mainly including the metal element and a nanoparticle mainly including In.
- the region observed in the form of particles refers to a configuration in which each region is randomly dispersed in a mosaic shape.
- the CAC-OS can be formed by a sputtering method, for example, under conditions where the substrate is not intentionally heated.
- a CAC-OS is formed by a sputtering method
- any one or more selected from an inert gas (typically argon), an oxygen gas, and a nitrogen gas may be used as a deposition gas.
- the flow rate ratio of the oxygen gas to the total flow rate of the deposition gas during film formation is preferably as low as possible.
- the flow rate ratio of the oxygen gas is 0% or more and less than 30%, preferably 0% or more and 10% or less. .
- the CAC-OS has a feature that a clear peak is not observed when measurement is performed using a ⁇ / 2 ⁇ scan by an out-of-plane method, which is one of X-ray diffraction (XRD) measurement methods.
- XRD X-ray diffraction
- a CAC-OS includes a ring-shaped high-luminance region in an electron beam diffraction pattern obtained by irradiating an electron beam having a probe diameter of 1 nm (also referred to as a nanobeam electron beam) and a ring-shaped region. Multiple bright spots are observed. Therefore, it can be seen from the electron beam diffraction pattern that the crystal structure of the CAC-OS has an nc (nano-crystal) structure having no orientation in the planar direction and the cross-sectional direction.
- nc nano-crystal
- a region in which GaO X3 is a main component is obtained by EDX mapping obtained by using energy dispersive X-ray spectroscopy (EDX: Energy Dispersive X-ray spectroscopy). It can be confirmed that a region in which In X2 Zn Y2 O Z2 or InO X1 is a main component is unevenly distributed and mixed.
- the CAC-OS has a structure different from that of the IGZO compound in which the metal element is uniformly distributed, and has a property different from that of the IGZO compound. That is, in the CAC-OS, a region in which GaO X3 or the like is a main component and a region in which In X2 Zn Y2 O Z2 or InO X1 is a main component are phase-separated from each other, and a region in which each element is a main component. Has a mosaic structure.
- the region containing In X2 Zn Y2 O Z2 or InO X1 as a main component is a region having higher conductivity than a region containing GaO X3 or the like as a main component. That, In X2 Zn Y2 O Z2 or InO X1, is an area which is the main component, by carriers flow, conductive metal oxide is expressed. Accordingly, a region where In X2 Zn Y2 O Z2 or InO X1 is a main component is distributed in a cloud shape in the metal oxide, so that high field-effect mobility ( ⁇ ) can be realized.
- areas such as GaO X3 is the main component, as compared to the In X2 Zn Y2 O Z2 or InO X1 is the main component area, it is highly regions insulating. That is, since the region mainly composed of GaO X3 or the like is distributed in the metal oxide, a leakage current can be suppressed and a good switching operation can be realized.
- CAC-OS when CAC-OS is used for a semiconductor element, the insulating property caused by GaO X3 and the like and the conductivity caused by In X2 Zn Y2 O Z2 or InO X1 act in a complementary manner, resulting in high An on-current (I on ) and high field effect mobility ( ⁇ ) can be realized.
- CAC-OS is optimal for various semiconductor devices including a display.
- a transistor including a CAC-OS in a semiconductor layer has high field-effect mobility and high driving capability; therefore, the transistor can be used for a driver circuit, typically a scan line driver circuit that generates a gate signal.
- a display device with a narrow frame width (also referred to as a narrow frame) can be provided.
- the transistor is used for a signal line driver circuit included in the display device (particularly, a demultiplexer connected to an output terminal of a shift register included in the signal line driver circuit), the number of wirings connected to the display device is small.
- a display device can be provided.
- a transistor having a CAC-OS in a semiconductor layer does not require a laser crystallization step like a transistor using low-temperature polysilicon. For this reason, even in a display device using a large-area substrate, the manufacturing cost can be reduced. Furthermore, in high-resolution displays such as ultra high-definition (“4K resolution”, “4K2K”, “4K”) and super high-definition (“8K resolution”, “8K4K”, “8K”), and in large display devices, semiconductors A transistor having a CAC-OS in the layer is preferably used for a driver circuit and a display portion because writing in a short time is possible and display defects can be reduced.
- silicon may be used for a semiconductor in which a transistor channel is formed.
- amorphous silicon may be used as silicon, it is particularly preferable to use silicon having crystallinity.
- microcrystalline silicon, polycrystalline silicon, single crystal silicon, or the like is preferably used.
- polycrystalline silicon can be formed at a lower temperature than single crystal silicon, and has higher field effect mobility and higher reliability than amorphous silicon.
- Conductive layer In addition to the gate, source, and drain of a transistor, materials that can be used for conductive layers such as various wirings and electrodes that constitute a display device include aluminum, titanium, chromium, nickel, copper, yttrium, zirconium, molybdenum, silver, A metal such as tantalum or tungsten, or an alloy containing the same as a main component can be given. A film containing any of these materials can be used as a single layer or a stacked structure.
- Two-layer structure to stack, two-layer structure to stack copper film on titanium film, two-layer structure to stack copper film on tungsten film, titanium film or titanium nitride film, and aluminum film or copper film on top of it A three-layer structure for forming a titanium film or a titanium nitride film thereon, a molybdenum film or a molybdenum nitride film, and an aluminum film or a copper film stacked thereon, and a molybdenum film or a There is a three-layer structure for forming a molybdenum nitride film.
- an oxide such as indium oxide, tin oxide, or zinc oxide may be used. Further, it is
- Insulating materials that can be used for each insulating layer include, for example, resins such as acrylic and epoxy, resins having a siloxane bond, and inorganic insulation such as silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, and aluminum oxide. Materials can also be used.
- the light-emitting element is preferably provided between a pair of insulating films with low water permeability. Thereby, impurities such as water can be prevented from entering the light emitting element, and a decrease in reliability of the apparatus can be suppressed.
- the low water-permeable insulating film examples include a film containing nitrogen and silicon such as a silicon nitride film and a silicon nitride oxide film, and a film containing nitrogen and aluminum such as an aluminum nitride film.
- a silicon oxide film, a silicon oxynitride film, an aluminum oxide film, or the like may be used.
- the water vapor transmission rate of an insulating film with low water permeability is 1 ⁇ 10 ⁇ 5 [g / (m 2 ⁇ day)] or less, preferably 1 ⁇ 10 ⁇ 6 [g / (m 2 ⁇ day)] or less, More preferably, it is 1 ⁇ 10 ⁇ 7 [g / (m 2 ⁇ day)] or less, and further preferably 1 ⁇ 10 ⁇ 8 [g / (m 2 ⁇ day)] or less.
- Display module configuration example Hereinafter, a structural example of a display module including the display device of one embodiment of the present invention will be described.
- FIG. 12A is a schematic perspective view of the display module 280.
- the display module 280 includes the display device 200 and the FPC 290.
- As the display device 200 each display device (display device 200A to display device 200E) exemplified in the configuration example 5 can be applied.
- the display module 280 includes a substrate 201 and a substrate 202.
- a display portion 281 is provided on the substrate 202 side.
- the display unit 281 is an area for displaying an image in the display module 280, and is an area where light from each pixel provided in the pixel unit 284 described later can be visually recognized.
- FIG. 12B is a perspective view schematically showing the configuration on the substrate 201 side.
- the substrate 201 has a structure in which a circuit portion 282, a pixel circuit portion 283 over the circuit portion 282, and a pixel portion 284 over the pixel circuit portion 283 are stacked.
- a terminal portion 285 for connecting to the FPC 290 is provided in a portion which does not overlap with the pixel portion 284 on the substrate 201.
- the terminal portion 285 and the circuit portion 282 are electrically connected by a wiring portion 286 configured by a plurality of wirings.
- the pixel portion 284 has a plurality of pixels 284a arranged in a matrix. An enlarged view of one pixel 284a is shown on the right side of FIG.
- the pixel 284a includes a light emitting unit 120R, a light emitting unit 120G, and a light emitting unit 120B.
- the pixel circuit unit 283 includes a plurality of pixel circuits 283a arranged in a matrix.
- One pixel circuit 283a is a circuit that controls light emission of three light emitting units included in one pixel 284a.
- One pixel circuit 283a may have a configuration in which three circuits for controlling light emission of one light emitting unit are provided.
- the pixel circuit 283a can have at least one selection transistor, one current control transistor (drive transistor), and a capacitor for each light-emitting unit. At this time, a gate signal is input to the gate of the selection transistor, and a source signal is input to one of the source and the drain.
- an active matrix display device is realized.
- the circuit unit 282 includes a circuit that drives each pixel circuit 283a of the pixel circuit unit 283.
- an arithmetic circuit, a memory circuit, a power supply circuit, and the like may be included.
- the FPC 290 functions as a wiring for supplying a video signal and a power supply potential to the circuit unit 282 from the outside.
- An IC may be mounted on the FPC 290.
- the aperture ratio (effective display area ratio) of the display portion 281 is extremely high.
- the aperture ratio of the display portion 281 can be 40% or more and less than 100%, preferably 50% or more and 95% or less, more preferably 60% or more and 95% or less.
- the pixels 284a can be arranged with extremely high density, and the definition of the display portion 281 can be extremely high.
- the display portion 281 may include the pixels 284a with a resolution of 2000 ppi or more, preferably 3000 ppi or more, more preferably 5000 ppi or more, and further preferably 6000 ppi or more, and 20000 ppi or less, or 30000 ppi or less. preferable.
- a display module 280 has extremely high definition, it can be suitably used for VR devices such as a head-mounted display or glasses-type AR devices.
- the display module 280 includes the extremely high-definition display unit 281, so that the pixel is not visually recognized even when the display unit is enlarged with the lens.
- a highly immersive display can be performed.
- the display module 280 is not limited thereto, and can be favorably used for an electronic device having a relatively small display portion.
- it can be suitably used for a display unit of a wearable electronic device such as a smart watch.
- the display device illustrated in FIG. 13A includes a pixel portion 502, a driver circuit portion 504, a protection circuit 506, and a terminal portion 507. Note that the protection circuit 506 may be omitted.
- the pixel unit 502 includes a plurality of pixel circuits 501 for driving a plurality of display elements arranged in X rows and Y columns (X and Y are each independently a natural number of 2 or more).
- the driving circuit unit 504 includes driving circuits such as a gate driver 504a that outputs scanning signals to the gate lines GL_1 to GL_X and a source driver 504b that supplies data signals to the data lines DL_1 to DL_Y.
- the gate driver 504a may have at least a shift register.
- the source driver 504b is configured by using a plurality of analog switches, for example. Further, the source driver 504b may be configured using a shift register or the like.
- the terminal portion 507 is a portion where a terminal for inputting a power source, a control signal, an image signal, and the like from an external circuit to the display device is provided.
- the protection circuit 506 is a circuit that brings the wiring and another wiring into a conductive state when a potential outside a certain range is applied to the wiring to which the protection circuit 506 is connected.
- a protection circuit 506 illustrated in FIG. 13A includes, for example, a scanning line GL that is a wiring between the gate driver 504a and the pixel circuit 501, or a data line DL that is a wiring between the source driver 504b and the pixel circuit 501. Connected to various wirings.
- the gate driver 504a and the source driver 504b may be provided over the same substrate as the pixel portion 502, or a substrate over which a gate driver circuit or a source driver circuit is separately formed (for example, a single crystal semiconductor film or a multi-source film).
- a driving circuit board formed of a crystalline semiconductor film may be mounted on the board by COG or TAB (Tape Automated Bonding).
- the plurality of pixel circuits 501 illustrated in FIG. 13A can have a structure illustrated in FIG. 13B, for example.
- a pixel circuit 501 illustrated in FIG. 13B includes transistors 552 and 554, a capacitor 562, and a light-emitting element 572.
- a data line DL_n, a scanning line GL_m, a potential supply line VL_a, a power supply line VL_b, and the like are connected to the pixel circuit 501.
- one of the potential supply line VL_a and the potential supply line VL_b is supplied with the high power supply potential VDD, and the other is supplied with the low power supply potential VSS.
- the light emission luminance from the light emitting element 572 is controlled by controlling the current flowing through the light emitting element 572 in accordance with the potential applied to the gate of the transistor 554.
- FIG. 14A shows a circuit diagram of the pixel circuit 400.
- the pixel circuit 400 includes a transistor M1, a transistor M2, a capacitor C1, and a circuit 401.
- the pixel circuit 400 is connected to the wiring S1, the wiring S2, the wiring G1, and the wiring G2.
- the transistor M1 has a gate connected to the wiring G1, one of a source and a drain connected to the wiring S1, and the other connected to one electrode of the capacitor C1.
- a gate is connected to the wiring G2
- one of a source and a drain is connected to the wiring S2
- the other is connected to the other electrode of the capacitor C1 and the circuit 401.
- the circuit 401 is a circuit including at least one display element.
- Various elements can be used as the display element, but typically, a light-emitting element such as an organic EL element or an LED element can be used.
- a liquid crystal element or a MEMS (Micro Electro Mechanical Systems) element can be used.
- a node connecting the transistor M1 and the capacitor C1 is N1
- a node connecting the transistor M2 and the circuit 401 is N2.
- the pixel circuit 400 can hold the potential of the node N1 by turning off the transistor M1. Further, by turning off the transistor M2, the potential of the node N2 can be held. Further, by writing a predetermined potential to the node N1 through the transistor M1 in a state where the transistor M2 is turned off, the potential of the node N2 according to the displacement of the potential of the node N1 by capacitive coupling through the capacitor C1. Can be changed.
- the transistor to which the oxide semiconductor exemplified in Embodiment 1 is applied can be applied to one or both of the transistor M1 and the transistor M2. Therefore, the potential of the node N1 and the node N2 can be held for a long time with an extremely low off-state current. Note that in the case where the period for holding the potential of each node is short (specifically, when the frame frequency is 30 Hz or more), a transistor using a semiconductor such as silicon may be used.
- FIG. 14B is a timing chart relating to the operation of the pixel circuit 400.
- various resistances such as wiring resistance, parasitic capacitances such as transistors and wirings, and threshold voltages of transistors is not considered here.
- one frame period is divided into a period T1 and a period T2.
- the period T1 is a period for writing a potential to the node N2
- the period T2 is a period for writing a potential to the node N1.
- Period T1 a potential for turning on the transistor is applied to both the wiring G1 and the wiring G2. Further, the supply voltage V ref is a fixed potential to the wiring S1, and supplies a first data potential V w to the wiring S2.
- the potential V ref is applied to the node N1 from the wiring S1 through the transistor M1. Further, the node N2, the first data potential V w via the transistor M2 is given. Therefore, a state where the potential difference V w -V ref is held in the capacitor C1.
- a potential for turning on the transistor M1 is supplied to the wiring G1
- a potential for turning off the transistor M2 is supplied to the wiring G2.
- the second data potential V data is supplied to the wiring S1.
- a predetermined constant potential may be applied to the wiring S2, or it may be floating.
- the second data potential V data is supplied to the node N1 through the transistor M1.
- the capacitive coupling by the capacitor C1 the potential of the node N2 is changed by the potential dV according to the second data potential V data. That is, a potential obtained by adding the first data potential Vw and the potential dV is input to the circuit 401.
- dV is shown to be a positive value, but it may be a negative value. That is, the potential V data may be lower than the potential V ref .
- the potential dV is substantially determined by the capacitance value of the capacitor C ⁇ b> 1 and the capacitance value of the circuit 401.
- the potential dV is a potential close to the second data potential V data .
- the pixel circuit 400 can generate a potential to be supplied to the circuit 401 including the display element by combining two kinds of data signals, gradation correction can be performed in the pixel circuit 400. Become.
- the pixel circuit 400 can generate a potential exceeding the maximum potential that can be supplied to the wiring S1 and the wiring S2.
- a light emitting element high dynamic range (HDR) display or the like can be performed.
- HDR high dynamic range
- liquid crystal element when a liquid crystal element is used, overdrive driving or the like can be realized.
- a pixel circuit 400EL illustrated in FIG. 14C includes a circuit 401EL.
- the circuit 401EL includes a light emitting element EL, a transistor M3, and a capacitor C2.
- a gate is connected to one electrode of the node N2 and the capacitor C2, one of a source and a drain is connected to a wiring to which the potential VH is applied, and the other is connected to one electrode of the light-emitting element EL.
- the other electrode of the capacitor C2 is connected to a wiring to which the potential Vcom is applied.
- the other electrode is connected to a wiring to which a potential VL is applied.
- the transistor M3 has a function of controlling a current supplied to the light emitting element EL.
- the capacitor C2 functions as a holding capacitor. The capacitor C2 can be omitted if unnecessary.
- the pixel circuit 400EL can flow a large current to the light-emitting element EL by applying a high potential to the gate of the transistor M3, for example, HDR display can be realized.
- a correction signal to the wiring S1 or the wiring S2
- variation in electrical characteristics of the transistor M3 and the light-emitting element EL can be corrected.
- circuit is not limited to the circuit illustrated in FIG. 14C, and a structure in which a transistor, a capacitor, or the like is added may be used.
- the display device and the display module of one embodiment of the present invention can be applied to a display portion of an electronic device or the like having a display function.
- an electronic device for example, a digital camera, a digital video camera, an electronic device having a relatively large screen such as a television device, a notebook personal computer, a monitor device, a digital signage, a pachinko machine, a game machine, etc.
- a digital photo frame, a mobile phone, a portable game machine, a portable information terminal, a sound reproducing device, and the like can be given.
- the display device and the display module of one embodiment of the present invention can increase definition, and thus can be favorably used for an electronic device having a relatively small display portion.
- electronic devices include wearable devices that can be worn on the head, such as wristwatch-type or bracelet-type information terminals (wearable devices), VR-equipped devices such as head-mounted displays, or eyeglass-type AR devices. It can use suitably for etc.
- FIG. 15A shows a perspective view of the eyeglass-type electronic device 700.
- the electronic device 700 includes a pair of display panels 701, a pair of housings 702, a pair of optical members 703, a pair of mounting portions 704, and the like.
- the electronic apparatus 700 can project the image displayed on the display panel 701 onto the display area 706 of the optical member 703.
- the optical member 703 has a light-transmitting property, the user can see the image displayed in the display region 706 so as to overlap the transmission image visually recognized through the optical member 703. Therefore, the electronic device 700 is an electronic device capable of AR display.
- one housing 702 is provided with a camera 705 that can image the front.
- one of the housings 702 includes a wireless receiver or a connector to which a cable can be connected, and can supply a video signal or the like to the housing 702 from the outside.
- an acceleration sensor such as a gyro sensor
- the orientation of the user's head can be detected, and an image corresponding to the orientation can be displayed in the display area 706.
- the housing 702 is preferably provided with a battery, in which case charging can be performed wirelessly or by wire.
- a method of projecting an image onto the display area 706 of the electronic device 700 will be described with reference to FIG.
- a display panel 701, a lens 711, and a reflection plate 712 are provided inside the housing 702.
- a portion corresponding to the display region 706 of the optical member 703 has a reflection surface 713 that functions as a half mirror.
- the light 715 emitted from the display panel 701 passes through the lens 711 and is reflected to the optical member 703 side by the reflecting plate 712. Inside the optical member 703, the light 715 repeats total reflection at the end face of the optical member 703 and reaches the reflecting surface 713, thereby projecting an image on the reflecting surface 713. Thereby, the user can visually recognize both the light 715 reflected by the reflecting surface 713 and the transmitted light 716 transmitted through the optical member 703 (including the reflecting surface 713).
- FIG. 15 shows an example in which the reflecting plate 712 and the reflecting surface 713 each have a curved surface. Thereby, compared with the case where these are planes, the freedom degree of optical design can be raised and the optical member 703 can be made thin. Note that the reflecting plate 712 and the reflecting surface 713 may be flat.
- the reflecting plate 712 a member having a mirror surface can be used, and the reflectance is preferably high. Further, as the reflecting surface 713, a half mirror using reflection of a metal film may be used. However, when a prism using total reflection or the like is used, the transmittance of the transmitted light 716 can be increased.
- the housing 702 preferably has a mechanism for adjusting the distance between the lens 711 and the display panel 701 and the angles thereof. As a result, operations such as focus adjustment and image enlargement / reduction can be performed.
- the lens 711 and the display panel 701 may be configured to be movable in the optical axis direction.
- the housing 702 preferably has a mechanism capable of adjusting the angle of the reflection plate 712. By changing the angle of the reflecting plate 712, the position of the display area 706 where the image is displayed can be changed. As a result, the display area 706 can be arranged at an optimal position according to the position of the user's eyes.
- the display device or display module of one embodiment of the present invention can be applied to the display panel 701. Therefore, the electronic device 700 capable of extremely high definition display can be obtained.
- FIGS. 16A and 16B are perspective views of a goggle-type electronic device 750.
- FIG. 16A is a perspective view showing the front, plane, and left side of the electronic device 750
- FIG. 16B is a perspective view showing the back, bottom, and right side of the electronic device 750.
- the electronic device 750 includes a pair of display panels 751, a casing 752, a pair of mounting portions 754, a buffer member 755, a pair of lenses 756, and the like.
- the pair of display panels 751 are provided at positions inside the housing 752 that are visible through the lens 756.
- the electronic device 750 is an electronic device for VR.
- a user wearing the electronic device 750 can visually recognize an image displayed on the display panel 751 through the lens 756.
- three-dimensional display using parallax can be performed.
- an input terminal 757 and an output terminal 758 are provided on the back side of the housing 752.
- a cable for supplying a video signal from a video output device or the like, power for charging a battery provided in the housing 752, or the like can be connected to the input terminal 757.
- the output terminal 758 functions as, for example, an audio output terminal and can be connected to an earphone, a headphone, or the like. Note that the audio output terminal does not have to be provided when the audio data can be output by wireless communication or when audio is output from an external video output device.
- the housing 752 preferably has a mechanism capable of adjusting the left and right positions of the lens 756 and the display panel 751 so that the lens 756 and the display panel 751 are in an optimum position according to the position of the user's eyes.
- the housing 752 preferably has a mechanism for adjusting the focus by changing the distance between the lens 756 and the display panel 751.
- the display device or display module of one embodiment of the present invention can be applied to the display panel 751. Therefore, an electronic device 750 capable of extremely high definition display can be obtained. Thereby, a user can feel a high immersive feeling.
- the buffer member 755 is a part that comes into contact with the user's face (forehead, cheeks, etc.). When the buffer member 755 is in close contact with the user's face, light leakage can be prevented and the feeling of immersion can be further enhanced.
- the buffer member 755 is preferably made of a soft material so as to be in close contact with the user's face when the user wears the electronic device 750.
- materials such as rubber, silicone rubber, urethane, and sponge can be used.
- the surface of the sponge or the like is covered with cloth or leather (natural leather or synthetic leather), a gap between the user's face and the cushioning member 755 is unlikely to occur, and light leakage is suitably prevented. Can do.
- a member that touches the user's skin such as the buffer member 755 and the mounting portion 754, be configured to be removable because cleaning and replacement are easy.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Optics & Photonics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Human Computer Interaction (AREA)
- Geometry (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Electroluminescent Light Sources (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
Description
本実施の形態では、本発明の一態様の表示装置、及び表示装置の作製方法について説明する。
図1は、本発明の一態様の表示装置を説明する断面概略図である。表示装置は、それぞれ異なる色を呈する発光ユニット120R、発光ユニット120G、発光ユニット120Bを有する。
以下では、回路素子を有する基板を備える表示装置の構成例について説明する。
図2(A)は、表示装置100の断面概略図である。表示装置100は、半導体回路を備える基板101上に、上記構成例1で例示した発光ユニット120R、発光ユニット120G、発光ユニット120Bを備える。
図2(B)は、表示装置100Aの断面概略図である。表示装置100Aは、主に反射層114G、反射層114Bの構成が異なる点で、上記表示装置100と相違している。
{発光素子・発光ユニット}
発光素子110に用いることのできる発光素子としては、自発光が可能な素子を用いることができ、電流または電圧によって輝度が制御される素子をその範疇に含んでいる。例えば、LED、有機EL素子、無機EL素子等を用いることができる。特に、有機EL素子を用いることが好ましい。
本発明の一態様の表示装置の作製方法の一例について、図面を参照して説明する。以下では、上記構成例2で例示した、表示装置100Aを例に挙げて、説明する。
基板101としては、少なくとも後の熱処理に耐えうる程度の耐熱性を有する基板を用いることができる。基板101として、絶縁性基板を用いる場合には、ガラス基板、石英基板、サファイア基板、セラミック基板などを用いることができる。また、シリコンや炭化シリコンなどを材料とした単結晶半導体基板、多結晶半導体基板、シリコンゲルマニウム等の化合物半導体基板、SOI基板などの半導体基板を用いることができる。
基板101上に絶縁層122となる絶縁膜を成膜する。続いて、絶縁層122の、プラグ131aを形成する位置に基板101に達する開口を形成する。当該開口は、基板101に設けられた電極や配線に達する開口であることが好ましい。続いて、当該開口を埋めるように導電膜を成膜した後に、絶縁層122の上面が露出するように平坦化処理を行なう。これにより、絶縁層122に埋め込まれたプラグ131aを形成することができる(図3(A))。
まず、絶縁層122上に、導電層143となる導電膜143fを成膜する。続いて、導電膜143f上に、レジストマスク151を形成する(図3(B))。レジストマスク151は、後に反射層114Bとなる部分に形成する。また、レジストマスク151は、プラグ131aの上面を覆う部分にも形成する。その後、レジストマスク151に覆われない導電膜143fをエッチングにより除去することで導電層143を形成することができる。その後、レジストマスク151を除去する。
反射層114R、反射層114G、反射層114B、導電層132を覆って、絶縁層122上に後に絶縁層121となる絶縁膜121fを成膜する(図4(A))。
絶縁層121、及びプラグ131b上に導電膜を成膜し、不要な部分をエッチングにより除去することにより、プラグ131bと電気的に接続する導電層111を形成する。
続いて、導電層111及び絶縁層121を覆って絶縁膜を成膜し、不要な部分をエッチングにより除去することにより、導電層111の端部を覆う絶縁層115を形成する(図4(D))。絶縁層115は、導電層111と重なる領域において、反射層114R、反射層114G、または反射層114Bと重なる開口を有するように加工する。
続いて、導電層111及び絶縁層115上に、EL層112と導電層113を順に成膜することで、発光素子110を形成する(図4(E))。
以下では、上記構成例1及び構成例2とは一部の構成の異なる表示装置の構成例について説明する。
図5(A)に、表示装置100Bの断面概略図を示す。
図5(B)に、表示装置100Cの断面概略図を示す。
以下では、上記各構成例とは一部が異なる表示装置の構成例について説明する。
図6(A)は、表示装置100Dの断面概略図である。表示装置100Dは、主に発光ユニット120Bの構成が異なる点で、表示装置100Aと相違している。
図6(B)は、表示装置100Eの断面概略図である。
以下では、トランジスタを有する表示装置のより具体的な例について説明する。
図7は、表示装置200Aの断面概略図である。
図8に示す表示装置200Bは、容量素子の構成が異なる点で、上記表示装置200Aと主に相違している。
図9は、表示装置200Cの断面概略図である。表示装置200Cは、トランジスタの構成が異なる点で、上記表示装置200Aと主に相違している。
図10は、表示装置200Dの断面概略図である。表示装置200Dは、基板201にチャネルが形成されるトランジスタ210と、チャネルが形成される半導体層に金属酸化物を含むトランジスタ220とが積層された構成を有する。
図11は、表示装置200Eの断面概略図である。表示装置200Eは、上記表示装置200Dに対して、酸化物半導体が適用されたトランジスタを2つ積層した点で、主に相違している。
以下では、表示装置に適用可能なトランジスタ等の構成要素について説明する。
トランジスタは、ゲート電極として機能する導電層と、半導体層と、ソース電極として機能する導電層と、ドレイン電極として機能する導電層と、ゲート絶縁層として機能する絶縁層と、を有する。
以下では、本発明の一態様で開示されるトランジスタに用いることができるCAC(Cloud−Aligned Composite)−OSの構成について説明する。
トランジスタのゲート、ソースおよびドレインのほか、表示装置を構成する各種配線および電極などの導電層に用いることのできる材料としては、アルミニウム、チタン、クロム、ニッケル、銅、イットリウム、ジルコニウム、モリブデン、銀、タンタル、またはタングステンなどの金属、またはこれを主成分とする合金などが挙げられる。またこれらの材料を含む膜を単層で、または積層構造として用いることができる。例えば、シリコンを含むアルミニウム膜の単層構造、チタン膜上にアルミニウム膜を積層する二層構造、タングステン膜上にアルミニウム膜を積層する二層構造、銅−マグネシウム−アルミニウム合金膜上に銅膜を積層する二層構造、チタン膜上に銅膜を積層する二層構造、タングステン膜上に銅膜を積層する二層構造、チタン膜または窒化チタン膜と、その上に重ねてアルミニウム膜または銅膜を積層し、さらにその上にチタン膜または窒化チタン膜を形成する三層構造、モリブデン膜または窒化モリブデン膜と、その上に重ねてアルミニウム膜または銅膜を積層し、さらにその上にモリブデン膜または窒化モリブデン膜を形成する三層構造等がある。なお、酸化インジウム、酸化錫または酸化亜鉛等の酸化物を用いてもよい。また、マンガンを含む銅を用いると、エッチングによる形状の制御性が高まるため好ましい。
各絶縁層に用いることのできる絶縁材料としては、例えば、アクリル、エポキシなどの樹脂、シロキサン結合を有する樹脂の他、酸化シリコン、酸化窒化シリコン、窒化酸化シリコン、窒化シリコン、酸化アルミニウムなどの無機絶縁材料を用いることもできる。
以下では、本発明の一態様の表示装置を有する表示モジュールの構成例について説明する。
本実施の形態では、本発明の一態様の表示装置について、図13を用いて説明を行う。
以下では、本発明の一態様に適用可能な画素に表示される階調を補正するためのメモリを備える画素回路と、これを有する表示装置について説明する。
図14(A)に、画素回路400の回路図を示す。画素回路400は、トランジスタM1、トランジスタM2、容量C1、及び回路401を有する。また画素回路400には、配線S1、配線S2、配線G1、及び配線G2が接続される。
続いて、図14(B)を用いて、画素回路400の動作方法の一例を説明する。図14(B)は、画素回路400の動作に係るタイミングチャートである。なおここでは説明を容易にするため、配線抵抗などの各種抵抗や、トランジスタや配線などの寄生容量、及びトランジスタのしきい値電圧などの影響は考慮しない。
期間T1では、配線G1と配線G2の両方に、トランジスタをオン状態にする電位を与える。また、配線S1には固定電位である電位Vrefを供給し、配線S2には第1データ電位Vwを供給する。
続いて期間T2では、配線G1にはトランジスタM1をオン状態とする電位を与え、配線G2にはトランジスタM2をオフ状態とする電位を与える。また、配線S1には第2データ電位Vdataを供給する。配線S2には所定の定電位を与える、またはフローティングとしてもよい。
図14(C)に示す画素回路400ELは、回路401ELを有する。回路401ELは、発光素子EL、トランジスタM3、及び容量C2を有する。
本実施の形態では、本発明の一態様の表示装置を適用した電子機器の構成例について説明する。
Claims (14)
- 第1の発光素子、第2の発光素子、第1の絶縁層、第1の光学調整層、及び第2の光学調整層を有し、
前記第1の発光素子及び前記第2の発光素子は、それぞれ透光性を有する下部電極と、発光層と、半透過性及び半反射性を有する上部電極がこの順に積層され、
前記第1の光学調整層と前記第2の光学調整層は、少なくとも上面が可視光を反射する機能を有し、
前記第1の光学調整層は、前記第2の光学調整層よりも薄く、
前記第1の絶縁層は、前記第1の光学調整層及び前記第2の光学調整層を覆って設けられ、且つ、上面が平坦化され、
前記第1の発光素子は、前記第1の絶縁層を介して前記第1の光学調整層と重なり、
前記第2の発光素子は、前記第1の絶縁層を介して前記第2の光学調整層と重なる、
表示装置。 - 第1の発光素子、第2の発光素子、第1の絶縁層、第1の光学調整層、及び第2の光学調整層を有し、
前記第1の発光素子及び前記第2の発光素子は、それぞれ透光性を有する下部電極と、発光層と、半透過性及び半反射性を有する上部電極がこの順に積層され、
前記第1の光学調整層と前記第2の光学調整層とは、同一面上に設けられ、
前記第1の絶縁層は、前記第1の光学調整層及び前記第2の光学調整層を覆って設けられ、且つ、前記第1の光学調整層と重なる第1の部分と、前記第2の光学調整層と重なる第2の部分と、を有し、
前記第1の発光素子は、前記第1の絶縁層の前記第1の部分上に設けられ、
前記第2の発光素子は、前記第1の絶縁層の前記第2の部分上に設けられ、
前記第1の光学調整層及び前記第2の光学調整層は、少なくとも上面が可視光を反射する機能を有し、
前記第2の光学調整層は、前記第1の光学調整層よりも厚く、
前記第1の絶縁層は、上面が平坦化処理されており、且つ、前記第1の部分が、前記第2の部分よりも厚い、
表示装置。 - 請求項2において、
第3の発光素子及び第3の光学調整層を有し、
前記第3の光学調整層は、少なくとも上面が可視光を反射する機能を有し、且つ、前記第1の光学調整層及び前記第2の光学調整層よりも厚く、
前記第3の光学調整層の上面は、前記第1の絶縁層の上面と高さが概略一致し、
前記第3の発光素子の下部電極が、前記第3の光学調整層の上面に接して設けられる、
表示装置。 - 第1の発光素子、第2の発光素子、第1の絶縁層、第1の光学調整層、及び第2の光学調整層を有し、
前記第1の発光素子は、透光性を有する第1の下部電極と、発光層と、半透過性及び半反射性を有する上部電極と、を有し、
前記第2の発光素子は、透光性を有する第2の下部電極と、前記発光層と、前記上部電極と、を有し、
前記第1の光学調整層と前記第2の光学調整層とは、同一面上に設けられ、
前記第1の絶縁層は、前記第1の光学調整層の一部、及び前記第2の光学調整層の一部を覆って設けられ、且つ、前記第1の光学調整層と重なる第1の開口と、前記第2の光学調整層と重なる第2の開口と、を有し、
前記第1の下部電極は、前記第1の開口の内部に埋め込まれ、
前記第2の下部電極は、前記第2の開口の内部に埋め込まれ、
前記第1の光学調整層及び前記第2の光学調整層は、少なくとも上面が可視光を反射する機能を有し、
前記第2の光学調整層は、前記第1の光学調整層よりも厚く、
前記第1の絶縁層、前記第1の下部電極、及び前記第2の下部電極は、それぞれの上面の高さが概略一致するように平坦化処理されており、
前記第1の下部電極は、前記第2の下部電極よりも厚い、
表示装置。 - 請求項4において、
第3の発光素子及び第3の光学調整層を有し、
前記第3の発光素子は、透光性を有する第3の下部電極と、前記発光層と、前記上部電極と、を有し、
前記第3の光学調整層は、少なくとも上面が可視光を反射する機能を有し、且つ、前記第1の光学調整層及び前記第2の光学調整層よりも厚く、
前記第3の光学調整層の上面は、前記第1の絶縁層の上面と高さが概略一致し、
前記第3の下部電極が、前記第3の光学調整層の上面に接して設けられる、
表示装置。 - 第1の発光素子、第2の発光素子、第1の絶縁層、第2の絶縁層、第3の絶縁層、第1の光学調整層、第2の光学調整層、第1の導電層、及び第2の導電層を有し、
前記第1の発光素子は、透光性を有する第1の下部電極と、発光層と、半透過性及び半反射性を有する上部電極と、を有し、
前記第2の発光素子は、透光性を有する第2の下部電極と、前記発光層と、前記上部電極と、を有し、
前記第1の光学調整層と前記第2の光学調整層とは、同一面上に設けられ、
前記第1の絶縁層は、前記第1の光学調整層の一部、及び前記第2の光学調整層の一部を覆って設けられ、且つ、前記第1の光学調整層と重なる第1の開口と、前記第2の光学調整層と重なる第2の開口と、を有し、
前記第1の導電層は、前記第1の開口の内部において、前記第1の絶縁層の側面、及び前記第1の光学調整層の上面に沿って設けられ、
前記第2の導電層は、前記第2の開口の内部において、前記第1の絶縁層の側面、及び前記第2の光学調整層の上面に沿って設けられ、
前記第2の絶縁層は、前記第1の導電層を介して前記第1の開口の内部に埋め込まれ、
前記第3の絶縁層は、前記第2の導電層を介して前記第2の開口の内部に埋め込まれ、
前記第1の下部電極は、前記第1の開口上に設けられ、且つ、前記第1の開口の外縁部において前記第1の導電層と接し、
前記第2の下部電極は、前記第2の開口上に設けられ、且つ、前記第2の開口の外縁部において前記第2の導電層と接し、
前記第1の導電層及び前記第2の導電層は、可視光を反射する機能を有し、
前記第2の光学調整層は、前記第1の光学調整層よりも厚く、
前記第1の絶縁層、前記第2の絶縁層、及び前記第3の絶縁層は、それぞれの上面の高さが概略一致するように平坦化処理されており、
前記第2の絶縁層は、前記第3の絶縁層よりも厚い、
表示装置。 - 請求項1乃至請求項6のいずれか一において、
前記第1の光学調整層は、第1の膜を有し、
前記第2の光学調整層は、第2の膜と、第3の膜とがこの順に積層され、
前記第1の膜と、前記第3の膜とは、可視光を反射する機能を有し、且つ、同一の膜を加工して形成された膜である、
表示装置。 - 請求項1乃至請求項3のいずれか一において、
前記第1の光学調整層は、導電性を有し、
前記第1の光学調整層と、前記下部電極とが電気的に接続する、
表示装置。 - 請求項1乃至請求項8のいずれか一において、
トランジスタを含む回路層と、
前記回路層上に第4の絶縁層と、を有し、
前記第1の光学調整層は、前記第4の絶縁層上に設けられ、
前記トランジスタと、前記第1の発光素子とが電気的に接続する、
表示装置。 - 請求項9において、
前記トランジスタは、チャネルが形成される半導体層に、結晶性を有する金属酸化物、または単結晶シリコンを含む、
表示装置。 - 請求項1乃至請求項8のいずれか一において、
第1のトランジスタを含む第1の回路層と、
第2のトランジスタを含む第2の回路層と、
前記第1の回路層上に第4の絶縁層と、
前記第1の回路層と前記第2の回路層との間に第5の絶縁層と、を有し、
前記第1の光学調整層は、前記第4の絶縁層上に設けられ、
前記第1のトランジスタと、前記第1の発光素子とが電気的に接続する、
表示装置。 - 請求項11において、
前記第1のトランジスタは、チャネルが形成される第1の半導体層に、結晶性を有する金属酸化物を含み、
前記第2のトランジスタは、チャネルが形成される第2の半導体層に、結晶性を有する金属酸化物、または単結晶シリコンを含む、
表示装置。 - 請求項1乃至請求項12のいずれか一において、
前記第1の発光素子を複数有し、
前記第1の発光素子は、5000ppi以上の精細度でマトリクス状に配置される、
表示装置。 - 被形成面上に、それぞれ厚さの異なる第1の光学調整層と、第2の光学調整層とを形成する工程と、
前記第1の光学調整層及び前記第2の光学調整層を覆って、第1の絶縁層を成膜する工程と、
前記第1の絶縁層に対して平坦化処理を行ない、上面を平坦化する工程と、
前記第1の絶縁層上に、前記第1の光学調整層と重なる第1の下部電極と、前記第2の光学調整層と重なる第2の下部電極とを形成する工程と、
前記第1の下部電極及び前記第2の下部電極上に発光層と、当該発光層上に上部電極と、を形成する工程と、を有し、
前記第1の光学調整層及び前記第2の光学調整層は、少なくとも上面が可視光を反射するように形成し、
前記第1の下部電極及び前記第2の下部電極は、それぞれ可視光を透過するように形成し、
前記上部電極は、半透過性及び半反射性を有するように形成する、
表示装置の作製方法。
Priority Applications (10)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201980030602.2A CN112106446B (zh) | 2018-05-11 | 2019-04-25 | 显示装置及显示装置的制造方法 |
| KR1020207032611A KR102817530B1 (ko) | 2018-05-11 | 2019-04-25 | 표시 장치 및 표시 장치의 제작 방법 |
| KR1020257017776A KR20250083586A (ko) | 2018-05-11 | 2019-04-25 | 표시 장치 및 표시 장치의 제작 방법 |
| CN202410715558.1A CN118742128A (zh) | 2018-05-11 | 2019-04-25 | 显示装置及显示装置的制造方法 |
| JP2020517622A JP7304850B2 (ja) | 2018-05-11 | 2019-04-25 | 表示装置 |
| US17/043,781 US12225761B2 (en) | 2018-05-11 | 2019-04-25 | Display device and fabrication method thereof |
| JP2022066108A JP2022100348A (ja) | 2018-05-11 | 2022-04-13 | 表示装置 |
| JP2023104806A JP2023126843A (ja) | 2018-05-11 | 2023-06-27 | 表示装置 |
| US19/014,440 US20250151512A1 (en) | 2018-05-11 | 2025-01-09 | Display device and fabrication method thereof |
| JP2025147355A JP2025168539A (ja) | 2018-05-11 | 2025-09-05 | 表示装置 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018-091821 | 2018-05-11 | ||
| JP2018091821 | 2018-05-11 |
Related Child Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US17/043,781 A-371-Of-International US12225761B2 (en) | 2018-05-11 | 2019-04-25 | Display device and fabrication method thereof |
| US19/014,440 Continuation US20250151512A1 (en) | 2018-05-11 | 2025-01-09 | Display device and fabrication method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2019215530A1 true WO2019215530A1 (ja) | 2019-11-14 |
Family
ID=68466719
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/IB2019/053404 Ceased WO2019215530A1 (ja) | 2018-05-11 | 2019-04-25 | 表示装置、及び表示装置の作製方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US12225761B2 (ja) |
| JP (4) | JP7304850B2 (ja) |
| KR (2) | KR20250083586A (ja) |
| CN (2) | CN118742128A (ja) |
| WO (1) | WO2019215530A1 (ja) |
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2020043059A (ja) * | 2018-08-21 | 2020-03-19 | コミサリア ア レネルジ アトミク エ オウ エネルジ アルタナティヴ | 有機発光ダイオードマイクロスクリーン用のピクセル |
| CN111029347A (zh) * | 2019-11-27 | 2020-04-17 | 深圳市华星光电半导体显示技术有限公司 | Oled背板的制作方法及oled背板 |
| WO2022118140A1 (ja) * | 2020-12-04 | 2022-06-09 | 株式会社半導体エネルギー研究所 | 表示装置、表示モジュール、及び表示装置の作製方法 |
| WO2022123387A1 (ja) * | 2020-12-11 | 2022-06-16 | 株式会社半導体エネルギー研究所 | 表示装置および電子機器 |
| WO2022124401A1 (ja) * | 2020-12-11 | 2022-06-16 | ソニーセミコンダクタソリューションズ株式会社 | 表示装置および電子機器 |
| WO2022144668A1 (ja) * | 2020-12-29 | 2022-07-07 | 株式会社半導体エネルギー研究所 | 表示装置 |
| JP2022115237A (ja) * | 2021-01-28 | 2022-08-09 | セイコーエプソン株式会社 | 電気光学装置および電子機器 |
| JPWO2022167883A1 (ja) * | 2021-02-03 | 2022-08-11 | ||
| JP2022543943A (ja) * | 2020-06-22 | 2022-10-17 | 武漢華星光電半導体顕示技術有限公司 | ディスプレイパネル及び表示装置 |
| JP2022162725A (ja) * | 2021-04-13 | 2022-10-25 | キヤノン株式会社 | 発光素子、発光装置、光電変換装置、電子機器 |
| JP2023056962A (ja) * | 2021-10-08 | 2023-04-20 | キヤノン株式会社 | 発光装置、画像形成装置、光電変換装置、電子機器、照明装置、移動体、および、発光装置の製造方法 |
| WO2023203430A1 (ja) * | 2022-04-22 | 2023-10-26 | 株式会社半導体エネルギー研究所 | 表示装置および電子機器 |
| US20240276833A1 (en) * | 2021-06-08 | 2024-08-15 | Semiconductor Energy Laboratory Co., Ltd. | Display device and display system |
| JP2025075042A (ja) * | 2020-02-14 | 2025-05-14 | 株式会社半導体エネルギー研究所 | 表示装置および電子機器 |
| JP2025520003A (ja) * | 2023-05-04 | 2025-07-01 | ワイ・エー・エス カンパニー リミテッド | 有機発光表示装置 |
| US12563912B2 (en) | 2021-04-13 | 2026-02-24 | Canon Kabushiki Kaisha | Light-emitting element, light-emitting device, photoelectric conversion device, and electronic device |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102359245B1 (ko) * | 2016-07-08 | 2022-02-04 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 전자 기기 |
| KR102721978B1 (ko) * | 2019-09-11 | 2024-10-25 | 삼성전자주식회사 | 발광 소자 및 그 제조방법 |
| CN110610975B (zh) * | 2019-09-23 | 2022-04-08 | 京东方科技集团股份有限公司 | 显示基板及其制备方法、显示装置 |
| CN114902806A (zh) * | 2019-12-25 | 2022-08-12 | 株式会社半导体能源研究所 | 功能面板、显示装置、输入/输出装置、数据处理装置 |
| KR102783995B1 (ko) * | 2020-03-13 | 2025-03-21 | 삼성전자주식회사 | 발광 소자 및 이를 포함하는 디스플레이 장치 |
| TW202243238A (zh) * | 2020-12-25 | 2022-11-01 | 日商索尼半導體解決方案公司 | 顯示裝置及電子機器 |
| US11810907B2 (en) * | 2021-01-27 | 2023-11-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pixel structure for displays |
| CN112952024B (zh) * | 2021-03-17 | 2026-04-14 | 京东方科技集团股份有限公司 | 有机电致发光器件及显示面板 |
| KR20230000968A (ko) | 2021-06-25 | 2023-01-03 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 발광 디바이스, 표시 장치, 발광 장치, 전자 기기, 및 조명 장치 |
| CN114911092B (zh) * | 2022-05-06 | 2023-11-28 | 武汉华星光电技术有限公司 | 显示面板及其制作方法、显示装置 |
| KR20240079312A (ko) * | 2022-11-28 | 2024-06-05 | 삼성디스플레이 주식회사 | 표시 패널 및 이를 포함하는 전자 장치 |
| CN118450747A (zh) * | 2024-04-30 | 2024-08-06 | 京东方科技集团股份有限公司 | 一种显示面板、制作方法以及显示装置 |
| CN119630184B (zh) * | 2025-02-12 | 2025-07-11 | 合肥晶合集成电路股份有限公司 | Oled微共振腔结构及其制作方法 |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013161520A (ja) * | 2012-02-01 | 2013-08-19 | Seiko Epson Corp | 有機el装置の製造方法、有機el装置、及び電子機器 |
| JP2013165014A (ja) * | 2012-02-13 | 2013-08-22 | Seiko Epson Corp | 有機el装置、及び電子機器 |
| JP2013225620A (ja) * | 2012-04-23 | 2013-10-31 | Semiconductor Energy Lab Co Ltd | 表示装置、表示装置の作製方法および電子機器 |
| JP2014191962A (ja) * | 2013-03-27 | 2014-10-06 | Seiko Epson Corp | 有機el装置の製造方法 |
| JP2015041489A (ja) * | 2013-08-21 | 2015-03-02 | 株式会社ジャパンディスプレイ | 有機el表示装置 |
| JP2016212979A (ja) * | 2015-04-30 | 2016-12-15 | 株式会社ジャパンディスプレイ | 表示装置 |
| JP2017037341A (ja) * | 2016-10-27 | 2017-02-16 | 株式会社半導体エネルギー研究所 | 表示装置 |
| JP2017062941A (ja) * | 2015-09-25 | 2017-03-30 | ソニー株式会社 | 表示装置及びその製造方法 |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6580094B1 (en) | 1999-10-29 | 2003-06-17 | Semiconductor Energy Laboratory Co., Ltd. | Electro luminescence display device |
| SG118118A1 (en) | 2001-02-22 | 2006-01-27 | Semiconductor Energy Lab | Organic light emitting device and display using the same |
| KR100754875B1 (ko) | 2005-11-07 | 2007-09-04 | 삼성전자주식회사 | 표시장치와 그 제조방법 |
| JP5329062B2 (ja) | 2007-08-29 | 2013-10-30 | 株式会社ジャパンディスプレイ | 有機el表示装置 |
| JP5117326B2 (ja) * | 2008-08-29 | 2013-01-16 | 富士フイルム株式会社 | カラー表示装置及びその製造方法 |
| JP5619461B2 (ja) * | 2010-03-31 | 2014-11-05 | ユー・ディー・シー アイルランド リミテッド | 光路長調整層転写シート、並びに有機電界発光装置及びその製造方法 |
| JP2013089444A (ja) | 2011-10-18 | 2013-05-13 | Seiko Epson Corp | 有機発光装置、有機発光装置の製造方法及び電子機器 |
| KR101981071B1 (ko) | 2012-12-31 | 2019-05-22 | 엘지디스플레이 주식회사 | 유기전계발광표시장치 및 그 제조방법 |
| JP6119437B2 (ja) | 2013-06-05 | 2017-04-26 | セイコーエプソン株式会社 | 電気光学装置、電気光学装置の製造方法、電子機器 |
| JP6372084B2 (ja) * | 2014-01-22 | 2018-08-15 | セイコーエプソン株式会社 | 発光装置、及び電子機器 |
| JP2017072812A (ja) | 2015-10-09 | 2017-04-13 | 株式会社ジャパンディスプレイ | 表示装置 |
| JP6907051B2 (ja) | 2016-07-08 | 2021-07-21 | 株式会社半導体エネルギー研究所 | 表示装置 |
| US10410571B2 (en) | 2016-08-03 | 2019-09-10 | Semiconductor Energy Laboratory Co., Ltd. | Display device and electronic device |
| KR102603595B1 (ko) * | 2016-08-31 | 2023-11-20 | 엘지디스플레이 주식회사 | 마이크로 캐비티 구조를 갖는 디스플레이 장치 및 그의 제조 방법 |
| JP2018063399A (ja) | 2016-10-14 | 2018-04-19 | 株式会社半導体エネルギー研究所 | 表示装置、及び表示装置の駆動方法 |
-
2019
- 2019-04-25 US US17/043,781 patent/US12225761B2/en active Active
- 2019-04-25 CN CN202410715558.1A patent/CN118742128A/zh active Pending
- 2019-04-25 WO PCT/IB2019/053404 patent/WO2019215530A1/ja not_active Ceased
- 2019-04-25 CN CN201980030602.2A patent/CN112106446B/zh active Active
- 2019-04-25 JP JP2020517622A patent/JP7304850B2/ja active Active
- 2019-04-25 KR KR1020257017776A patent/KR20250083586A/ko active Pending
- 2019-04-25 KR KR1020207032611A patent/KR102817530B1/ko active Active
-
2022
- 2022-04-13 JP JP2022066108A patent/JP2022100348A/ja not_active Withdrawn
-
2023
- 2023-06-27 JP JP2023104806A patent/JP2023126843A/ja not_active Withdrawn
-
2025
- 2025-01-09 US US19/014,440 patent/US20250151512A1/en active Pending
- 2025-09-05 JP JP2025147355A patent/JP2025168539A/ja active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013161520A (ja) * | 2012-02-01 | 2013-08-19 | Seiko Epson Corp | 有機el装置の製造方法、有機el装置、及び電子機器 |
| JP2013165014A (ja) * | 2012-02-13 | 2013-08-22 | Seiko Epson Corp | 有機el装置、及び電子機器 |
| JP2013225620A (ja) * | 2012-04-23 | 2013-10-31 | Semiconductor Energy Lab Co Ltd | 表示装置、表示装置の作製方法および電子機器 |
| JP2014191962A (ja) * | 2013-03-27 | 2014-10-06 | Seiko Epson Corp | 有機el装置の製造方法 |
| JP2015041489A (ja) * | 2013-08-21 | 2015-03-02 | 株式会社ジャパンディスプレイ | 有機el表示装置 |
| JP2016212979A (ja) * | 2015-04-30 | 2016-12-15 | 株式会社ジャパンディスプレイ | 表示装置 |
| JP2017062941A (ja) * | 2015-09-25 | 2017-03-30 | ソニー株式会社 | 表示装置及びその製造方法 |
| JP2017037341A (ja) * | 2016-10-27 | 2017-02-16 | 株式会社半導体エネルギー研究所 | 表示装置 |
Non-Patent Citations (1)
| Title |
|---|
| VIERI, CARLIN ET AL.: "An 18 megapixel 4. 3 '' 1443ppi 120Hz OLED display for wid field of view high acuity head mounted displays", J. SID, vol. 26, no. 5, 9 May 2018 (2018-05-09), pages 314 - 324, XP055651783 * |
Cited By (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7421884B2 (ja) | 2018-08-21 | 2024-01-25 | コミサリア ア レネルジ アトミク エ オウ エネルジ アルタナティヴ | 有機発光ダイオードマイクロスクリーン用のピクセル |
| JP2020043059A (ja) * | 2018-08-21 | 2020-03-19 | コミサリア ア レネルジ アトミク エ オウ エネルジ アルタナティヴ | 有機発光ダイオードマイクロスクリーン用のピクセル |
| CN111029347A (zh) * | 2019-11-27 | 2020-04-17 | 深圳市华星光电半导体显示技术有限公司 | Oled背板的制作方法及oled背板 |
| CN111029347B (zh) * | 2019-11-27 | 2022-07-12 | 深圳市华星光电半导体显示技术有限公司 | Oled背板的制作方法及oled背板 |
| JP2025075042A (ja) * | 2020-02-14 | 2025-05-14 | 株式会社半導体エネルギー研究所 | 表示装置および電子機器 |
| JP7457717B2 (ja) | 2020-06-22 | 2024-03-28 | 武漢華星光電半導体顕示技術有限公司 | ディスプレイパネル及び表示装置 |
| US11974471B2 (en) | 2020-06-22 | 2024-04-30 | Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Display panel having a gate driving device and source driving device on different substrates |
| JP2022543943A (ja) * | 2020-06-22 | 2022-10-17 | 武漢華星光電半導体顕示技術有限公司 | ディスプレイパネル及び表示装置 |
| JP7714577B2 (ja) | 2020-12-04 | 2025-07-29 | 株式会社半導体エネルギー研究所 | 表示装置、表示モジュール、及び表示装置の作製方法 |
| WO2022118140A1 (ja) * | 2020-12-04 | 2022-06-09 | 株式会社半導体エネルギー研究所 | 表示装置、表示モジュール、及び表示装置の作製方法 |
| JPWO2022118140A1 (ja) * | 2020-12-04 | 2022-06-09 | ||
| US12581838B2 (en) | 2020-12-04 | 2026-03-17 | Semiconductor Energy Laboratory Co., Ltd. | Display device, display module, and fabrication method of display device |
| WO2022123387A1 (ja) * | 2020-12-11 | 2022-06-16 | 株式会社半導体エネルギー研究所 | 表示装置および電子機器 |
| US12557535B2 (en) | 2020-12-11 | 2026-02-17 | Sony Semiconductor Solutions Corporation | Display device and electronic equipment |
| JPWO2022123387A1 (ja) * | 2020-12-11 | 2022-06-16 | ||
| WO2022124401A1 (ja) * | 2020-12-11 | 2022-06-16 | ソニーセミコンダクタソリューションズ株式会社 | 表示装置および電子機器 |
| JPWO2022144668A1 (ja) * | 2020-12-29 | 2022-07-07 | ||
| WO2022144668A1 (ja) * | 2020-12-29 | 2022-07-07 | 株式会社半導体エネルギー研究所 | 表示装置 |
| JP7635562B2 (ja) | 2021-01-28 | 2025-02-26 | セイコーエプソン株式会社 | 電気光学装置および電子機器 |
| JP2022115237A (ja) * | 2021-01-28 | 2022-08-09 | セイコーエプソン株式会社 | 電気光学装置および電子機器 |
| WO2022167883A1 (ja) * | 2021-02-03 | 2022-08-11 | 株式会社半導体エネルギー研究所 | 表示装置の作製方法 |
| JPWO2022167883A1 (ja) * | 2021-02-03 | 2022-08-11 | ||
| JP7665392B2 (ja) | 2021-04-13 | 2025-04-21 | キヤノン株式会社 | 発光素子、発光装置、光電変換装置、電子機器 |
| JP2022162725A (ja) * | 2021-04-13 | 2022-10-25 | キヤノン株式会社 | 発光素子、発光装置、光電変換装置、電子機器 |
| US12563912B2 (en) | 2021-04-13 | 2026-02-24 | Canon Kabushiki Kaisha | Light-emitting element, light-emitting device, photoelectric conversion device, and electronic device |
| US20240276833A1 (en) * | 2021-06-08 | 2024-08-15 | Semiconductor Energy Laboratory Co., Ltd. | Display device and display system |
| JP2023056962A (ja) * | 2021-10-08 | 2023-04-20 | キヤノン株式会社 | 発光装置、画像形成装置、光電変換装置、電子機器、照明装置、移動体、および、発光装置の製造方法 |
| JP7805125B2 (ja) | 2021-10-08 | 2026-01-23 | キヤノン株式会社 | 発光装置、画像形成装置、光電変換装置、電子機器、照明装置、移動体、および、発光装置の製造方法 |
| WO2023203430A1 (ja) * | 2022-04-22 | 2023-10-26 | 株式会社半導体エネルギー研究所 | 表示装置および電子機器 |
| JP2025520003A (ja) * | 2023-05-04 | 2025-07-01 | ワイ・エー・エス カンパニー リミテッド | 有機発光表示装置 |
| JP7846786B2 (ja) | 2023-05-04 | 2026-04-15 | ワイ・エー・エス カンパニー リミテッド | 有機発光表示装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2025168539A (ja) | 2025-11-07 |
| KR20210007988A (ko) | 2021-01-20 |
| KR20250083586A (ko) | 2025-06-10 |
| JPWO2019215530A1 (ja) | 2021-07-08 |
| KR102817530B1 (ko) | 2025-06-10 |
| US12225761B2 (en) | 2025-02-11 |
| CN112106446A (zh) | 2020-12-18 |
| CN118742128A (zh) | 2024-10-01 |
| JP7304850B2 (ja) | 2023-07-07 |
| JP2022100348A (ja) | 2022-07-05 |
| US20250151512A1 (en) | 2025-05-08 |
| CN112106446B (zh) | 2024-06-28 |
| US20210020868A1 (en) | 2021-01-21 |
| JP2023126843A (ja) | 2023-09-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7304850B2 (ja) | 表示装置 | |
| US12057531B2 (en) | Display device | |
| JP7802690B2 (ja) | 表示装置、及び表示装置の作製方法 | |
| JP2025142043A (ja) | 表示装置 | |
| KR20220092393A (ko) | 표시 장치 | |
| US20240049562A1 (en) | Display device and method for manufacturing display device | |
| US20240057403A1 (en) | Display device | |
| WO2024018322A1 (ja) | 電子機器 | |
| US12575259B2 (en) | Oxygen fixing passivation layer for display backplane | |
| CN120266042A (zh) | 光学设备及电子设备 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 19800215 Country of ref document: EP Kind code of ref document: A1 |
|
| ENP | Entry into the national phase |
Ref document number: 2020517622 Country of ref document: JP Kind code of ref document: A |
|
| ENP | Entry into the national phase |
Ref document number: 20207032611 Country of ref document: KR Kind code of ref document: A |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 19800215 Country of ref document: EP Kind code of ref document: A1 |
|
| WWP | Wipo information: published in national office |
Ref document number: 1020257017776 Country of ref document: KR |