WO2019196600A1 - Puce et dispositif de communication - Google Patents

Puce et dispositif de communication Download PDF

Info

Publication number
WO2019196600A1
WO2019196600A1 PCT/CN2019/078567 CN2019078567W WO2019196600A1 WO 2019196600 A1 WO2019196600 A1 WO 2019196600A1 CN 2019078567 W CN2019078567 W CN 2019078567W WO 2019196600 A1 WO2019196600 A1 WO 2019196600A1
Authority
WO
WIPO (PCT)
Prior art keywords
solder ball
inductor
conductive portion
chip
width
Prior art date
Application number
PCT/CN2019/078567
Other languages
English (en)
Chinese (zh)
Inventor
刘宁
陈钊
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Publication of WO2019196600A1 publication Critical patent/WO2019196600A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/10—Inductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N97/00—Electric solid-state thin-film or thick-film devices, not otherwise provided for
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32104—Disposition relative to the bonding area, e.g. bond pad
    • H01L2224/32105—Disposition relative to the bonding area, e.g. bond pad the layer connector connecting bonding areas being not aligned with respect to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32104—Disposition relative to the bonding area, e.g. bond pad
    • H01L2224/32106—Disposition relative to the bonding area, e.g. bond pad the layer connector connecting one bonding area to at least two respective bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331—Disposition
    • H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83104—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus by applying pressure, e.g. by injection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/162—Disposition
    • H01L2924/16251—Connecting to an item not being a semiconductor or solid-state body, e.g. cap-to-substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Definitions

  • the present application relates to the field of integrated circuits, and in particular, to a chip and communication device for preventing crosstalk.
  • integrated circuits also known as integrated circuits
  • ICs integrated circuits
  • the coupling between two adjacent inductor coils is mainly magnetic field coupling: when one of the coils (exciting coils) passes an alternating current, the coil forms an alternating magnetic field around the excitation coil, and the magnetic field of the alternating magnetic field When the wire passes through the other coil (the disturbed coil), the induced current is formed in the disturbed coil due to the change of the magnetic flux surrounded by the disturbed coil, which is crosstalk. Crosstalk is particularly noticeable due to the small spacing between the excitation coil and the victim coil.
  • the application provides a chip and a communication device.
  • the present application provides a chip.
  • the chip includes a substrate, a bare chip, and a solder ball group soldered between the substrate and the bare chip.
  • the set of solder balls includes a first solder ball and a second solder ball that are spaced apart. There is a gap between the first solder ball and the second solder ball, and the gap may be filled with a colloid or other adhesive.
  • the bare chip is provided with a first conductive portion connected to the first solder ball and the second solder ball. A second conductive portion connected to the first solder ball and the second solder ball is disposed on the substrate.
  • the first solder ball, the first conductive portion, the second solder ball, and the second conductive portion form a closed loop.
  • the bare chip further includes two inductors distributed on both sides of the closed loop.
  • the other inductor when one of the two inductors is an excitation coil, the other inductor is a victim coil, and the excitation coil and the victim coil are respectively located on both sides of the closed loop, and utilize Faraday's law of electromagnetic induction, when the magnetic field lines of the excitation coil pass through the closed loop, an induced current is induced in the closed loop, thereby canceling the magnetic lines of force passing through the closed loop, so that the disturbed coil passes through The magnetic field lines are reduced, so that the degree of coupling between the excitation coil and the victim coil is reduced, and the isolation is improved.
  • the closed loop can effectively isolate the two inductors, so the two inductors can be lowered by the closed loop The degree of coupling, thereby improving the crosstalk between the two inductors.
  • the chip forms the first conductive portion by using a metal trace in the bare chip, and forms the first solder ball and the second solder ball by using the solder ball group in a chip package structure, and utilizes
  • the encapsulating metal layer on the substrate forms the second conductive portion, so the closed loop can fully utilize the package structure of the chip, improve utilization of the chip package structure, and thereby reduce the isolation ring the cost of.
  • the first conductive portion is formed because the closed loop of the chip is formed by sequentially connecting the first solder ball, the first conductive portion, the second solder ball, and the second conductive portion. Formed on the bare chip, the second conductive portion is formed on the substrate, and the first solder ball and the second solder ball are connected between the bare chip and the substrate, so The closed loop is a three-dimensional closed loop with respect to the bare chip.
  • the closed loop Since the two inductors are respectively located on two sides of the closed loop, that is, the closed loop is only disposed on a necessary path in which the magnetic lines of the two inductors are coupled to each other, the closed loop does not The lines of magnetic force in other orientations of the two inductors produce a weakening effect, so the inductance and Q value of the closed loop to the two inductors (also called the quality factor of the inductor) refers to the exchange of the inductor at a certain frequency. The effect of the inductive reactance and its equivalent loss resistance when operating at voltage is very small. In short, the closed loop can reduce the degree of coupling between the two inductors without reducing the inductance and Q of the two inductors to improve the relationship between the two inductors. Crosstalk.
  • the closed loop is grounded.
  • the closed loop can also be left floating, that is, the closed loop is not connected to other circuits.
  • the bare chip has a connection surface toward the substrate.
  • the line connecting the center points of the two inductors is the first connection.
  • a line connecting the center point of the first solder ball and the center point of the second solder ball is a second line.
  • An orthographic projection of the first line on the connecting surface intersects an orthographic projection of the second line on the connecting surface.
  • the closed loop is located in a middle area between the first inductor and the second inductor, and the closed loop can cancel more magnetic lines of force, and the isolation is higher.
  • the first connection may pass through the closed loop to better isolate the closed loop.
  • the orthographic projection of the first line on the connecting surface passes through the center of the orthographic projection of the second line on the connecting surface.
  • the closed loop is located in a middle area between the first inductor and the second inductor, and the closed loop has better isolation effect.
  • the orthographic projection of the first line on the connecting surface is perpendicular to the orthographic projection of the second line on the connecting surface.
  • the first inductor and the second inductor are arranged substantially symmetrically on both sides of the closed loop, so that the closed loop can cancel more magnetic lines of force, the isolation is higher, and The inductance of the first inductance and the second inductance and the Q value are less affected.
  • the first solder ball and the second solder ball are arranged in a first direction.
  • the distance between the first solder ball and the second solder ball is a first length.
  • the spacing between the first solder ball and the second solder ball is a minimum distance between an outer contour of the first solder ball and an outer contour of the second solder ball.
  • the two inductors are a first inductor and a second inductor.
  • the length of the first inductor in the first direction is a second length.
  • the length of the second inductor in the first direction is a third length.
  • the second length is greater than or equal to the third length.
  • the ratio of the first length to the second length is in the range of 0.75 to 1.25.
  • the ratio of the first length to the second length is in the range of 0.75 to 1.25, that is, the length of the closed loop and the longer length of the two inductors When the length is similar, the closed loop has better isolation effect, and can effectively isolate the two inductors.
  • the first length is equal to the second length.
  • the length of the closed loop is equal to the length of the longer length of the two inductors, and the closed loop can better reduce the relationship between the first inductor and the second inductor The degree of coupling, the isolation of the closed loop is good.
  • the first conductive portion has a strip shape, and the extending direction of the first conductive portion is consistent with the first direction.
  • the first conductive portion may be a metal trace formed in the bare chip. Since the extending direction of the first conductive portion is consistent with the first direction, the length of the first conductive portion is short, and the resistance of the first conductive portion is small, which is favorable for improving the sensitivity of the closed loop. The isolation effect of the closed loop is better.
  • the first solder ball has a first width in a second direction, the second direction being parallel to the bare chip and perpendicular to the first direction.
  • the width of the second solder ball in the second direction is equal to the first width.
  • the first conductive portion has a second width in the second direction.
  • the ratio of the second width to the first width is greater than or equal to 0.75.
  • the outer contour of the first solder ball is the same as or very similar to the outer contour of the second solder ball.
  • the width of the second solder ball in the second direction is also considered when the width of the second solder ball in the second direction is slightly different from the first width due to an error in manufacturing process. Equal to the first width.
  • the second solder ball when the ratio of the second width to the first width is greater than or equal to 0.75, that is, the width of the first conductive portion and the width of the first solder ball, the second solder ball When the width is similar, the closed loop has better isolation effect, and can effectively isolate the two inductors.
  • the second width is equal to the first width.
  • the width of the first conductive portion is the same as the width of the first solder ball and the width of the second solder ball, which can save the material of the first conductive portion, and the closed loop is also The degree of coupling between the first inductance and the second inductance can be well reduced, and the isolation effect of the closed loop is good.
  • the second conductive portion has a strip shape.
  • the extending direction of the second conductive portion is consistent with the first direction.
  • the second conductive portion may be a metal trace formed in the substrate. Since the extending direction of the second conductive portion is consistent with the first direction, the second conductive portion has a short length, and the second conductive portion has a small resistance, which is also advantageous for improving the sensitivity of the closed loop. The degree of isolation of the closed loop is better.
  • the second conductive portion has a third width in the second direction, and the third width is greater than or equal to the second width.
  • the third width is equal to the second width.
  • the solder ball set further includes a third solder ball.
  • the third solder ball is arranged in the same direction as the first solder ball and the second solder ball, and the third solder ball is located between the first solder ball and the second solder ball .
  • the third solder ball connects the first conductive portion and the second conductive portion.
  • the first solder ball, the second solder ball, and the third solder ball are connected between the first conductive portion and the second conductive portion, so the closed loop A plurality of parallel small loops are formed in the road, so that the isolation effect of the closed loop is better.
  • the first inductor includes an upper layer inductor, a lower layer inductor, and a plurality of conductive pillars.
  • the upper layer inductor is stacked and spaced apart from the lower layer inductor, and the plurality of conductive pillars are connected between the upper layer inductor and the lower layer inductor.
  • the first inductor has a large thickness, thereby increasing the Q value of the first inductor.
  • the upper layer inductor or the lower layer inductor is disposed in the same layer as the first conductive portion.
  • the preparation process of the first inductor and the first conductive portion is integrated in the molding process of the bare chip, and the first conductive portion can be synchronously formed in the manufacturing process of the first inductor.
  • the manufacturing process of the bare chip is simplified, and the cost of the bare chip is reduced.
  • the present application provides a communication device.
  • the communication device includes a housing, a circuit board, and a chip.
  • the chip employs the chip described in the above embodiments.
  • the circuit board is housed inside the housing.
  • the chip is fixed to the circuit board and electrically connected to the circuit board. Since the chip can improve the crosstalk problem between adjacent inductors, the chip can process and transmit signals with higher quality, and thus the performance of the communication device to which the chip is applied is better.
  • FIG. 1 is a schematic structural diagram of an optional chip provided by an embodiment of the present application.
  • FIG. 2 is an enlarged schematic view showing the structure of the chip A of Figure 1;
  • FIG. 3 is a schematic perspective view showing an embodiment of two inductors and a closed loop of the chip shown in FIG. 1;
  • FIG. 5 is a graph showing the relationship between the inductance and the frequency of a possible chip and the existing chip obtained based on the solution of the present application.
  • FIG. 6 is a graph showing a relationship between a possible chip and a Q value and a frequency of a conventional chip obtained based on the solution of the present application;
  • Figure 7 is a partial structural view of the structure shown in Figure 2 taken along line B-B;
  • FIG. 8 is a schematic perspective view showing another embodiment of two inductors and a closed loop of the chip shown in FIG. 1;
  • FIG. 9 is a schematic structural view of the first inductor of FIG. 2;
  • FIG. 10 is a schematic structural diagram of a communication device according to an embodiment of the present disclosure.
  • FIG. 11 is a schematic view showing a positional relationship of a partial projection of a portion of the chip shown in FIG. 1 on a connection surface of a bare chip;
  • FIG. 12 is another schematic diagram showing the positional relationship of the partial structure of the chip shown in FIG. 1 on the connection surface of the bare chip.
  • the present application provides a chip 100.
  • the chip 100 includes a substrate 1 , a bare chip 2 , and a solder ball group 3 soldered between the substrate 1 and the bare chip 2 .
  • the solder ball set 3 includes a first solder ball 31 and a second solder ball 32 which are spaced apart. There is a gap between the first solder ball 31 and the second solder ball 32, and the gap may be filled with a colloid or other adhesive.
  • the bare chip 2 is provided with a first conductive portion 21 connecting the first solder ball 31 and the second solder ball 32.
  • a second conductive portion 11 connecting the first solder ball 31 and the second solder ball 32 is disposed on the substrate 1 .
  • the first solder ball 31, the first conductive portion 21, the second solder ball 32, and the second conductive portion 11 form a closed loop 10.
  • the bare chip 2 further includes two inductors (22, 23) distributed on both sides of the closed loop 10.
  • the other inductor is a victim coil
  • the excitation coil and the victim coil are respectively located in the closed loop
  • Faraday's law of electromagnetic induction when the magnetic field lines of the excitation coil pass through the closed loop 10, an induced current is induced in the closed loop 10, thereby canceling through the closed loop 10
  • the magnetic lines of force so that the lines of magnetic force passing through the disturbed coil are reduced, so that the degree of coupling between the exciting coil and the disturbed coil is reduced, and the isolation is improved.
  • the closed loop 10 can effectively isolate the two inductors (22, 23), thus the two The inductors (22, 23) can utilize the closed loop 10 to reduce the degree of coupling between each other, thereby improving crosstalk between the two inductors (22, 23).
  • the chip 100 forms the first conductive portion 21 by using metal traces in the bare chip 2, and is formed by using the solder ball group 3 in the package structure of the chip 100.
  • the first solder ball 31 and the second solder ball 32 form the second conductive portion 11 by using a package metal layer on the substrate 1 , so the closed loop 10 can fully utilize the chip 100
  • the package structure improves the utilization of the package structure of the chip 100, thereby reducing the cost of the closed loop 10 as an isolation ring.
  • MEMS micro-electro-mechanical system
  • an advanced micro-electro-mechanical system (MEMS) processing technology can also be used to construct a three-dimensional isolation ring with a closed loop, which can also improve the inductance. The effect of isolation between the two.
  • MEMS micro-electro-mechanical system
  • the closed loop 10 of the chip 100 is composed of the first solder ball 31, the first conductive portion 21, the second solder ball 32, and the The second conductive portion 11 is formed by sequentially connecting, the first conductive portion 21 is formed on the bare chip 2, the second conductive portion 11 is formed on the substrate 1, the first solder ball 31 and The second solder ball 32 is connected between the bare chip 2 and the substrate 1 , so the closed loop 10 is a three-dimensional closed loop with respect to the bare chip 2 . Since the two inductors (22, 23) are respectively located on both sides of the closed loop 10, that is, the closed loop 10 is only required to be coupled to the magnetic lines of the two inductors (22, 23).
  • the closed loop 10 does not attenuate magnetic lines of force in other orientations of the two inductors (22, 23) over the path, so the closed loop 10 pairs the two inductors (22, 23)
  • the inductance and Q value also called the quality factor of the inductor, which is the ratio of the inductive reactance to its equivalent loss resistance when the inductor operates at an AC voltage of a certain frequency
  • FIG. 4 is a graph showing the relationship between isolation and frequency of a possible chip 100 obtained according to the solution of the present application in comparison with the existing chip.
  • the abscissa indicates the frequency (Frequency), and the unit is GHz (gih); the ordinate indicates the isolation (Isolation), and the unit is dB.
  • the curve C1 represents the relationship between the isolation and the frequency between the two inductors in the existing chip without the isolation structure.
  • the m1 point of the curve C1 represents the isolation between the two inductors at a frequency of 10 GHz of 59.68 dB.
  • the curve C2 represents the relationship between the isolation and the frequency between the two inductors (22, 23) disposed on both sides of the closed loop 10 in the chip 100 of the present application, and the m2 point of the curve C2 represents a frequency of 10 GHz.
  • the isolation between the two inductors (22, 23) is 70.53 dB. From the comparison of the m2 value and the m1 value (the numerical difference is large), the comparison of the curve C2 and the curve C1 (the curve is clearly separated and the spacing is large), the present application is provided on both sides of the closed loop 10
  • the isolation between the two inductors (22, 23) is significantly higher than the isolation between the two inductors without the isolation structure.
  • FIG. 5 is a graph showing the relationship between the inductance and the frequency of a possible chip and an existing chip based on the solution of the present application.
  • the abscissa indicates the frequency (Frequency), and the unit is GHz (gih); the ordinate indicates the inductance (Inductance), and the unit is nH (nahen).
  • the curve D1 represents the relationship between the inductance and the frequency of the two inductors in the existing chip in which the isolation structure is not provided.
  • the m1 point represents a frequency of 10 GHz, and the inductance of the two inductors is 0.1882 nH.
  • the curve D2 represents the relationship between the inductance and the frequency of the two inductors (22, 23) disposed on both sides of the closed loop 10 in the chip 100 of the present application, and the m2 point in the curve D2 represents a frequency of 10 GHz.
  • the inductance of the two inductors (22, 23) is 0.1875 nH.
  • FIG. 6 is a graph showing the relationship between the Q value and the frequency of a possible chip 100 and a conventional chip obtained based on the solution of the present application.
  • the abscissa indicates the frequency (Frequency), and the unit is GHz (gih); the ordinate indicates the Q value (Q factor).
  • the curve E1 represents the relationship between the inductance and the frequency of the two inductors in the existing chip without the isolation structure. When the m1 point in the curve E1 represents the frequency of 10 GHz, the Q value of the two inductors is 28.28.
  • the curve E2 represents the relationship between the inductance and the frequency of the two inductors (22, 23) disposed on both sides of the closed loop 10 in the chip 100 of the present application, and the m2 point in the curve E2 represents a frequency of 10 GHz.
  • the Q of the two inductors (22, 23) is 28.15.
  • the present application sets the two inductances on both sides of the closed loop 10 (22, The Q value of 23) is not much different from the Q value of the two inductors in which the isolation structure is not provided, and the closed loop 10 described in the present application has almost no influence on the Q value.
  • the closed loop 10 is capable of reducing the degree of coupling between the two inductors (22, 23) without reducing the inductance and Q of the two inductors (22, 23). To improve the crosstalk between the two inductors (22, 23).
  • the closed loop 10 is grounded.
  • the closed loop 10 can also be suspended, that is, the closed loop 10 is not connected to other circuits.
  • the two inductors (22, 23) are the first inductor 22 and the second inductor 23. It can be understood that when the first inductor 22 is an excitation coil, the second inductor 23 passively becomes a victim coil; when the second inductor 23 is an excitation coil, the first inductor 22 Passively become a victim coil.
  • the first inductor 22 and the second inductor 23 are both in an active state, the first inductor 22 is both an excitation coil and a victim coil that may be interfered by the second inductor 23; the second inductor 23 is both an excitation coil and a victim coil that may be interfered by the first inductance 22.
  • the chip 100 can be used as a networking processor.
  • the chip 100 is a microprocessor that provides for transmitting and receiving data logic (including sound and video) in a communication network.
  • the chip 100 can be used in an Industrial Communication Device (ICD).
  • ICD Industrial Communication Device
  • the communication device includes, but is not limited to, a mobile phone, a tablet computer, a communication base station, and the like.
  • the two inductors (22, 23) can be applied to a circuit for configuring a radio frequency signal.
  • the radio frequency signal may include, but is not limited to, a Wireless-Fidelity (Wi-Fi) signal, a Bluetooth signal, a Global Navigation Satellite System (GNSS) signal, and 2G (2-Generation wireless telephone technology, 2nd). Generation of wireless communication technology) signal, 3G (3-Generation wireless telephone technology) signal, 4G (4-Generation wireless telephone technology) signal or 5G (5-Generation wireless telephone) Technology, the fifth generation of wireless communication technology) signals.
  • the circuit can be a tank circuit, an oscillator circuit, a resonant circuit, or any other type of circuit in which signal coupling is a concern.
  • the first inductor 22 and the second inductor 23 can be applied to different positions in the same circuit, and can also be applied to different circuits.
  • the signal configured by the circuit including the first inductor 22 and the signal configured by the circuit including the second inductor 23 may be the same or different, may cooperate with each other, or may be independent of each other. work.
  • the chip 100 further includes a cover 4 .
  • the cover 4 is disposed on a side of the bare chip 2 away from the substrate 1 .
  • the cover 4 is covered with the substrate 1 to surround the receiving space 40.
  • the bare chip is received in the receiving space 40.
  • the cover 4 may be made of a metal material to achieve electromagnetic shielding.
  • the cover 4 and the bare chip 3 are fixed by the first colloid 5 .
  • a second colloid 6 is further disposed between the bare chip 3 and the substrate 1.
  • the second colloid 6 is formed by an underfill method such as a "non-contact jet type" dispensing method.
  • the second colloid 6 surrounds the solder ball set 3.
  • the chip 100 also includes a Ball Grid Array (BGA) 7.
  • the ball grid array 7 is formed on a side of the substrate 1 away from the bare chip.
  • BGA Ball Grid Array
  • the bare chip 2 includes a substrate and a circuit trace layer formed on the substrate.
  • the first inductor 22, the second inductor 23, and the first conductive portion 21 are formed in the circuit trace layer.
  • a solder resist layer is laid on a side of the circuit trace layer toward the substrate 1.
  • the first conductive portion 21 is formed in a surface trace layer closest to the solder resist layer, and the solder resist layer is fenestrated to a portion of the first conductive portion 21, Forming a partial region of the first conductor portion 21 through the fenestration to form a pad, and the first solder ball 31 and the second solder ball 32 are connected to the corresponding pad, thereby being connected to the first conductive portion 21 connections.
  • the first conductive portion 21 is formed in an inner wiring layer away from the solder resist layer, and a pad is disposed in a surface trace layer adjacent to the solder resist layer, and the pad is
  • the first conductor portions 21 are connected by a plurality of connection holes (with a conductive material), and the solder resist layer is disposed to be hollowed out to the area of the pads, so that the first solder balls 31 and the second solder are The ball 32 can be connected to the first conductor portion 21 by connecting corresponding pads.
  • the substrate 1 is a circuit board.
  • the substrate 1 includes a laminated multilayer conductor layer.
  • the substrate 1 is coated with an insulating protective layer on one side of the bare chip 2 .
  • the second conductive portion 11 is formed in a surface conductor layer closest to the protective layer, and the protective layer is fenestrated to a partial region of the second conductive portion 11 such that the A portion of the second conductive portion 11 is exposed through the fenestration to form a pad, and the first solder ball 31 and the second solder ball 32 are connected to the corresponding pad to be connected to the second conductive portion 11.
  • the second conductive portion 11 is formed in an inner conductor layer away from the protective layer, and a pad, a pad and the second are disposed in a surface conductor layer adjacent to the protective layer.
  • the conductive portions 11 are connected by a plurality of through holes (with a conductive material), and the protective layer is hollowed out to the area of the pads so that the first solder balls 31 and the second solder balls 32 can be connected A corresponding pad is connected to the second conductive portion 11.
  • the solder ball group 3 can be made of tin material.
  • the solder ball group 3 may employ a tin alloy including at least one of a copper element or an aluminum element.
  • the bare chip 2 has a connection surface 24 facing the substrate 1.
  • the line connecting the center points of the two inductors (22, 23) is the first line 20.
  • a line connecting the center point of the first solder ball 31 and the center point of the second solder ball 32 is a second connection line 30.
  • the orthographic projection of the first line 20 on the attachment surface 24 intersects the orthographic projection of the second line 30 on the attachment surface 24.
  • the closed loop 10 is located in a middle area between the first inductor 22 and the second inductor 23, and the closed loop 10 can cancel more magnetic lines of force, and the isolation is higher.
  • first connection 20 can pass through the closed loop 10 to better isolate the closed loop 10.
  • the orthographic projection of the first wire 20 on the attachment surface 24 passes through the center of the orthographic projection of the second wire 30 on the attachment surface 24.
  • the closed loop 10 is located in a middle area between the first inductor 22 and the second inductor 23, and the closed loop 10 has a better isolation effect.
  • the orthographic projection of the first connection 20 on the connecting surface 24 and the orthographic projection of the second connection 30 on the connecting surface 24 are not intersect.
  • the closed loop 10 is located at a region between the first inductor 22 and the second inductor 23, and the closed loop 10 can cancel the magnetic lines of force of the magnetic lines of force and the isolation effect is poor.
  • the orthographic projection of the first connection 20 on the connecting surface 24 is perpendicular to the second connection 30 on the connecting surface 24 .
  • the first inductor 22 and the second inductor 23 are arranged substantially symmetrically on both sides of the closed loop 10, so that the closed loop 10 can cancel more magnetic lines of force and have higher isolation.
  • the inductance and the Q value of the first inductor 22 and the second inductor 23 are less affected.
  • the first solder ball 31 and the second solder ball 32 are arranged along the first direction X.
  • the distance between the first solder ball 31 and the second solder ball 32 is a first length L1.
  • the spacing between the first solder ball 31 and the second solder ball 32 is the minimum distance between the outer contour of the first solder ball 31 and the outer contour of the second solder ball 32.
  • the two inductors (22, 23) are a first inductor 22 and a second inductor 23.
  • the length of the first inductor 22 in the first direction X is a second length L2.
  • the length of the second inductor 23 in the first direction X is a third length L3.
  • the second length L2 is greater than or equal to the third length L3.
  • the ratio of the first length L1 to the second length L2 is in the range of 0.75 to 1.25.
  • the closed loop 10 when the ratio of the first length L1 to the second length L2 is in the range of 0.75 to 1.25, that is, the length of the closed loop 10 and the two inductors (22, 23) When the length of the long-length inductor is about the same, the closed loop 10 has a better isolation effect, and can effectively isolate the two inductors (22, 23).
  • the first length L1 is equal to the second length L2.
  • the length of the closed loop 10 is equal to the length of the longer length of the two inductors (22, 23), and the closed loop 10 can better reduce the first inductance 22 The degree of coupling between the second inductor 23 and the closed loop 10 is good.
  • the second length L2 is 0.23 mm (mm), and the first length L1 is in the range of 0.17 mm to 0.29 mm.
  • the isolation increases with the increase of the first length L1; when the first length L1 is 0.23 mm
  • the isolation decreases with the increase of the first length L1; when the first length L1 is in the range of 0.17mm to 0.29mm, the isolation is approximately in the range of 69 to 70.5, and the isolation value is higher. high.
  • first inductor 22 and the position of the second inductor 23 are not strictly defined in the present application, and the positions of the first inductor 22 and the second inductor 23 are mutually interchangeable. .
  • the first conductive portion 21 has a strip shape, and the extending direction of the first conductive portion 21 is consistent with the first direction X.
  • the first conductive portion 21 may be a metal trace formed in the bare chip 2 . Since the extending direction of the first conductive portion 21 is consistent with the first direction X, the length of the first conductive portion 21 is short, and the resistance of the first conductive portion 21 is small, which is advantageous for improving the closed loop. The sensitivity of the road 10 makes the isolation of the closed loop 10 better.
  • the first solder ball 31 has a first width W1 in the second direction Y, and the second direction Y is parallel to the bare chip 2 and vertical.
  • the largest dimension of the outer contour of the first solder ball 31 in the second direction Y is the first width W1.
  • the first width W1 is the diameter of the first solder ball 31.
  • the width of the second solder ball 32 in the second direction Y is equal to the first width W1.
  • the first conductive portion 21 has a second width W2 in the second direction Y. The ratio of the second width W2 to the first width W1 is greater than or equal to 0.75.
  • the outer contour of the first solder ball 31 is the same as or very similar to the outer contour of the second solder ball 32.
  • the second solder ball 32 is also considered to be in the second when the width of the second solder ball 32 in the second direction Y is slightly different from the first width W1 due to an error in manufacturing process.
  • the width in the direction Y is equal to the first width W1.
  • the closed loop 10 when the ratio of the second width W2 to the first width W1 is greater than or equal to 0.75, that is, the width of the first conductive portion 21 and the width of the first solder ball 31,
  • the width of the second solder ball 32 is similar, the closed loop 10 has a better isolation effect, and can effectively isolate the two inductors (22, 23).
  • the second width W2 is equal to the first width W1.
  • the width of the first conductive portion 21 is the same as the width of the first solder ball 31 and the width of the second solder ball 32, which can save the material of the first conductive portion 21, and the The closed loop 10 can also well reduce the degree of coupling between the first inductor 22 and the second inductor 23, and the closed loop 10 has a good isolation effect.
  • the first width W1 of the first solder ball 31 is 80 um
  • the second width W2 is 60 um or more. It can be seen from experiments that when the frequency is 10 GHz, when the second width W2 is greater than or equal to 60 um, the isolation is greater than or equal to 70.1; as the second width W2 increases, the isolation can be increased from 70.1 to 70.5, and the isolation value is In the higher range; when the second width W2 is equal to 80um, the isolation is increased to 70.5; after the second width W2 is greater than 80um, the isolation is no longer changed as the second width W2 increases.
  • the height of the first solder ball 31 and the second solder ball 32 is 85 um.
  • the lengths of the first solder ball 31 and the second solder ball 32 are not specifically limited in the present application.
  • the spacing between the first inductor 22 and the second inductor 23 is also not specifically defined in the present application.
  • the second conductive portion 11 has a strip shape.
  • the extending direction of the second conductive portion 11 coincides with the first direction X.
  • the second conductive portion 11 may be a metal trace formed in the substrate 1. Since the extending direction of the second conductive portion 11 is consistent with the first direction X, the second conductive portion 11 has a short length, and the second conductive portion 11 has a small resistance, which is advantageous for improving the closed loop.
  • the sensitivity of the road 10 makes the isolation of the closed loop 10 better.
  • the second conductive portion 11 has a third width W3 in the second direction Y, and the third width W3 is greater than or equal to the second width W2.
  • the third width W3 is equal to the second width W2.
  • the isolation loop 10 has a better isolation effect, and can effectively isolate the two inductors (22, 23).
  • the second conductive portion 11 may also have other shapes, such as a square shape, a circular shape, or the like.
  • the solder ball set 3 further includes a third solder ball 33.
  • the third solder ball 33 is arranged in the same direction as the first solder ball 31 and the second solder ball 32 (for example, the first direction X), and the third solder ball 33 is located in the The first solder ball 31 is between the second solder ball 32.
  • the third solder ball 33 connects the first conductive portion 21 and the second conductive portion 11 .
  • the first solder ball 31, the second solder ball 32, and the third solder ball 33 are connected between the first conductive portion 21 and the second conductive portion 11 . Therefore, a plurality of parallel small loops are formed in the closed loop 10, so that the isolation effect of the closed loop 10 on the first inductor 22 and the second inductor 23 is better.
  • the number of the third solder balls 33 may be plural.
  • a plurality of the third solder balls 33 are arranged between the first solder balls 31 and the second solder balls 32. In the present application, "a plurality" means at least two.
  • the first inductor 22 includes an upper layer inductor 221 , a lower layer inductor 222 , and a plurality of conductive pillars 223 .
  • the upper layer inductor 221 is stacked and spaced apart from the lower layer inductor 222 , and the plurality of conductive pillars 223 are connected between the upper layer inductor 221 and the lower layer inductor 222 .
  • the first inductor 22 has a large thickness, thereby increasing the Q value of the first inductor 22.
  • the upper layer inductor 221 or the lower layer inductor 222 is disposed in the same layer as the first conductive portion 21.
  • the preparation process of the first inductor 22 and the first conductive portion 21 is integrated in the molding process of the bare chip 2, and the first conductive portion 21 can be fabricated in the first inductor 22. Synchronous molding in the process simplifies the manufacturing process of the bare chip 2 and reduces the cost of the bare chip 2.
  • the first inductor 22 may further include other inductor layers, and the other inductor layers are connected to the upper layer inductor 221 or the lower layer inductor 222 through the conductive pillars.
  • the first conductive portion 21 may also include multiple layers of conductive traces.
  • the molding process of the multilayer conductive layer is integrated in the preparation process of the first inductor 22.
  • the molding process of the first conductive portion 21 can also be independent of the preparation process of the first inductor 22.
  • the first inductor 22 adopts a differential structure, and the first inductor 22 is bilaterally symmetric.
  • the lower left corner and the lower right corner of the first inductor 22 are respectively input/output ports, and the middle position is a ground port (can be grounded as needed or suspended).
  • the second inductor 23 adopts the same or similar structure as the first inductor 22.
  • the second inductor 23 also includes a plurality of layers of inductance, and the multilayer inductors are electrically connected through the conductive columns.
  • the second inductor 23 is disposed in the same layer as the first inductor 22, so that the second inductor 23 and the first inductor 22 are formed in the same process, and the cost of the bare chip 2 is reduced.
  • the second inductor 23 and the first inductor 22 may also be arranged in different routing layers.
  • the thickness direction Z is as shown in FIGS. 2 and 3, the thickness direction Z is perpendicular to the first direction X and the second direction Y) are very thin (micron level), when the first inductance 22 and the second inductance 23 are located on both sides of the closed loop 10, the closed loop 10
  • the first inductor 22 and the second inductor 23 in any of the trace layers can be well insulated. Therefore, the first conductive layer 21 and the first inductor 22 are not strictly defined in the present application.
  • the second inductor 23 is arranged in a positional relationship between the trace layers, and the trace layers in which the three are located may be arranged in the same layer or in different layers.
  • the embodiment of the present application further provides a communication device 200.
  • the communication device 200 includes a housing 300, a circuit board 400, and a chip 100.
  • the chip 100 employs the chip described in the above embodiments.
  • the circuit board 400 is housed inside the housing 300.
  • the chip 100 is fixed to the circuit board 400 and electrically connected to the circuit board 400. Since the chip 100 can improve the crosstalk problem between adjacent inductors, the chip 100 can process and transmit signals with higher quality, and thus the performance of the communication device 200 to which the chip 100 is applied is better.
  • the communication device 200 includes, but is not limited to, a mobile phone, a tablet, a communication base station, and the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Coils Or Transformers For Communication (AREA)

Abstract

L'invention concerne une puce, comprenant un substrat, une puce nue, et un ensemble de billes de soudure soudés entre le substrat et la puce nue. L'ensemble de billes de soudure comprend une première bille de soudure et une seconde bille de soudure espacées l'une de l'autre ; une première partie conductrice reliant la première bille de soudure à la seconde bille de soudure est disposée sur la puce nue ; une seconde partie conductrice reliant la première bille de soudure à la seconde bille de soudure est disposée sur le substrat ; la première bille de soudure, la première partie conductrice, la seconde bille de soudure et la seconde partie conductrice forment une boucle fermée ; et la puce nue comprend en outre deux bobines d'induction réparties sur deux côtés de la boucle fermée. La puce peut améliorer le phénomène de diaphonie entre des bobines d'induction adjacentes. L'invention concerne également un dispositif de communication.
PCT/CN2019/078567 2018-04-09 2019-03-18 Puce et dispositif de communication WO2019196600A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201810312010.7A CN110364510B (zh) 2018-04-09 2018-04-09 芯片及通信设备
CN201810312010.7 2018-04-09

Publications (1)

Publication Number Publication Date
WO2019196600A1 true WO2019196600A1 (fr) 2019-10-17

Family

ID=68163074

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/078567 WO2019196600A1 (fr) 2018-04-09 2019-03-18 Puce et dispositif de communication

Country Status (2)

Country Link
CN (1) CN110364510B (fr)
WO (1) WO2019196600A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1938850A (zh) * 2004-02-24 2007-03-28 高通股份有限公司 最佳化至高速度、高接脚数装置的电力传输
CN103379733A (zh) * 2012-04-23 2013-10-30 佳能株式会社 印刷布线板、半导体封装件和印刷电路板
US20170098603A1 (en) * 2015-10-02 2017-04-06 Avago Technologies General Ip (Singapore) Pte. Ltd. An isolation device
CN106935572A (zh) * 2015-09-29 2017-07-07 飞思卡尔半导体公司 改进在射频和毫米波产品中的bga封装隔离的方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7173498B2 (en) * 2004-09-28 2007-02-06 Texas Instruments Incorporated Reducing the coupling between LC-oscillator-based phase-locked loops in flip-chip ASICs
TWI619234B (zh) * 2015-10-30 2018-03-21 瑞昱半導體股份有限公司 積體電路
CN108878399B (zh) * 2017-05-08 2020-12-22 瑞昱半导体股份有限公司 电子装置及其制造方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1938850A (zh) * 2004-02-24 2007-03-28 高通股份有限公司 最佳化至高速度、高接脚数装置的电力传输
CN103379733A (zh) * 2012-04-23 2013-10-30 佳能株式会社 印刷布线板、半导体封装件和印刷电路板
CN106935572A (zh) * 2015-09-29 2017-07-07 飞思卡尔半导体公司 改进在射频和毫米波产品中的bga封装隔离的方法
US20170098603A1 (en) * 2015-10-02 2017-04-06 Avago Technologies General Ip (Singapore) Pte. Ltd. An isolation device

Also Published As

Publication number Publication date
CN110364510A (zh) 2019-10-22
CN110364510B (zh) 2021-04-20

Similar Documents

Publication Publication Date Title
JP6912976B2 (ja) インダクタ部品
KR101776821B1 (ko) 기판 구조들을 이용하는 전자기 신호의 재지향
US11804326B2 (en) Coil component, method of making the same, and power supply circuit unit
KR101541570B1 (ko) 코일 부품 및 그 제조방법
JP5776868B1 (ja) アンテナ装置および電子機器
TW201724926A (zh) 具有被動元件的低剖面封裝
US9713259B2 (en) Communication module
US8994153B2 (en) Semiconductor device having antenna element and method of manufacturing same
TWI394180B (zh) 積體電路電感器結構、電子系統及減少積體電路電感器之間的磁耦之方法
TWI571047B (zh) Ｌｃ複合零件
US9007146B2 (en) Duplexer
JP5284382B2 (ja) 無線装置及び無線機器
JP2007081079A (ja) 半導体ｉｃ内蔵モジュール
CN114121447B (zh) 电感设备与电子设备
US20230253341A1 (en) Circuit module
WO2019196600A1 (fr) Puce et dispositif de communication
CN108022907A (zh) 电子模块
US10950381B2 (en) Surface-mounted LC device
TW200419651A (en) High frequency signal transmission structure
JP7414082B2 (ja) インダクタ部品
JP6604496B1 (ja) 通信モジュール、電子機器、および通信モジュールの製造方法
US20210204456A1 (en) Module
JP5207587B2 (ja) 回路装置
KR100593959B1 (ko) 복합 구조의 인덕터

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19786177

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19786177

Country of ref document: EP

Kind code of ref document: A1