WO2019186315A1 - 半導体装置、および半導体装置の作製方法 - Google Patents

半導体装置、および半導体装置の作製方法 Download PDF

Info

Publication number
WO2019186315A1
WO2019186315A1 PCT/IB2019/052105 IB2019052105W WO2019186315A1 WO 2019186315 A1 WO2019186315 A1 WO 2019186315A1 IB 2019052105 W IB2019052105 W IB 2019052105W WO 2019186315 A1 WO2019186315 A1 WO 2019186315A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
region
insulating layer
semiconductor layer
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2019/052105
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
山崎舜平
岡崎健一
神長正美
井口貴弘
島行徳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2020510161A priority Critical patent/JP7245230B2/ja
Priority to US16/982,182 priority patent/US11482626B2/en
Publication of WO2019186315A1 publication Critical patent/WO2019186315A1/ja
Anticipated expiration legal-status Critical
Priority to US17/949,632 priority patent/US12278292B2/en
Priority to JP2023037708A priority patent/JP7462087B2/ja
Priority to JP2024047811A priority patent/JP7686827B2/ja
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733—Multi-gate TFTs
    • H10D30/6734—Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H29/00—Integrated devices, or assemblies of multiple devices, comprising at least one light-emitting semiconductor element covered by group H10H20/00
    • H10H29/10—Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00
    • H10H29/14—Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00 comprising multiple light-emitting semiconductor components
    • H10H29/142—Two-dimensional arrangements, e.g. asymmetric LED layout
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/131—Interconnections, e.g. wiring lines or terminals

Definitions

  • One embodiment of the present invention relates to a semiconductor device.
  • One embodiment of the present invention relates to a display device.
  • One embodiment of the present invention relates to a method for manufacturing a semiconductor device or a display device.
  • one embodiment of the present invention is not limited to the above technical field.
  • Technical fields of one embodiment of the present invention disclosed in this specification and the like include semiconductor devices, display devices, light-emitting devices, power storage devices, memory devices, electronic devices, lighting devices, input devices, input / output devices, and driving methods thereof , Or a method for producing them, can be mentioned as an example.
  • a semiconductor device refers to any device that can function by utilizing semiconductor characteristics.
  • An oxide semiconductor using a metal oxide has attracted attention as a semiconductor material applicable to a transistor.
  • a plurality of oxide semiconductor layers are stacked, and among the plurality of oxide semiconductor layers, the oxide semiconductor layer serving as a channel contains indium and gallium, and the proportion of indium is the proportion of gallium.
  • a semiconductor device is disclosed in which the field effect mobility (which may be simply referred to as mobility or ⁇ FE) is increased by increasing the field effect mobility.
  • a metal oxide that can be used for a semiconductor layer can be formed by a sputtering method or the like, it can be used for a semiconductor layer of a transistor included in a large display device.
  • a transistor using a metal oxide has higher field-effect mobility than that of using amorphous silicon, and thus a high-performance display device provided with a driver circuit can be realized.
  • Patent Document 2 has a low resistance region including at least one of a group consisting of aluminum, boron, gallium, indium, titanium, silicon, germanium, tin, and lead as a dopant in the source region and the drain region.
  • a thin film transistor to which an oxide semiconductor film is applied is disclosed.
  • An object of one embodiment of the present invention is to provide a semiconductor device with favorable electrical characteristics.
  • an object is to provide a semiconductor device capable of flowing a large current.
  • Another object is to provide a semiconductor device with stable electrical characteristics.
  • Another object is to provide a highly reliable semiconductor device.
  • Another object is to provide a highly reliable display device.
  • One embodiment of the present invention is a semiconductor device including a semiconductor layer, a first insulating layer, a second insulating layer, a third insulating layer, and a first conductive layer.
  • the semiconductor layer is provided on the first insulating layer.
  • the first insulating layer has a shape in which a portion overlapping the semiconductor layer protrudes in the thickness direction, and the first insulating layer overlaps with the semiconductor layer, and does not overlap with the semiconductor layer.
  • a thin second region is provided so as to cover the upper surface of the second region, the side surface of the first region, and the upper surface and side surfaces of the semiconductor layer.
  • the first conductive layer is provided on the second insulating layer, and has a portion in which the lower surface on the second region is positioned lower than the lower surface of the semiconductor layer.
  • the semiconductor layer includes a third region that overlaps with the second insulating layer and the first conductive layer, and a fourth region that does not overlap with the first conductive layer and the second insulating layer.
  • the third insulating layer is provided in contact with the fourth region of the semiconductor layer.
  • the semiconductor layer includes a metal oxide, and the third insulating layer includes a nitride.
  • the first insulating layer has a thickness of the first region of 1.2 times or more and 10 times or less of the thickness of the second region.
  • the first insulating layer has a shape in which the side surface of the first region has a gradient that continuously changes from the portion in contact with the lower end of the semiconductor layer to the second region.
  • the first conductive layer has a portion whose upper surface is located lower than the lower surface of the semiconductor layer.
  • the semiconductor layer preferably has a stacked structure in which a first metal oxide film and a second metal oxide film are stacked in this order.
  • the second metal oxide film preferably has higher crystallinity than the first metal oxide film.
  • the semiconductor layer preferably includes a first metal oxide film and a second metal oxide film.
  • the first metal oxide film is located on the first region
  • the second metal oxide film is on the side surface of the first region, and the side surface and the upper surface of the first metal oxide film. It is preferable to be provided in contact.
  • the second metal oxide film preferably has higher crystallinity than the first metal oxide film.
  • the third insulating layer preferably contains one or more elements selected from aluminum, titanium, tantalum, tungsten, chromium, or ruthenium and nitrogen. At this time, it is preferable that indium in a metal state exists in the fourth region of the semiconductor layer.
  • the third insulating layer preferably contains silicon, nitrogen, and hydrogen.
  • the length of the first conductive layer in the channel length direction in the region overlapping with the semiconductor layer is preferably 2 ⁇ m or more and 3 ⁇ m or less.
  • the length of the semiconductor layer in the region covered with the first conductive layer in the channel width direction is 1 ⁇ m or more and 100 ⁇ m or less.
  • Another embodiment of the present invention is a first step of forming a first insulating layer containing an oxide, and a second step of forming a metal oxide film over the first insulating layer.
  • a resist mask is formed on the metal oxide film, a part of the metal oxide film not covered with the resist mask is etched to form a semiconductor layer, and a part of the first insulating layer is exposed.
  • Step 3 and a part of the first insulating layer not covered by the resist mask are etched to form a thin film, thereby forming a first region that overlaps with the semiconductor layer and a second region that does not overlap with the semiconductor layer.
  • a fourth step a fifth step of removing the resist mask, a second insulating layer covering the semiconductor layer, the side surface of the first region, and the upper surface of the second region, and on the second insulating layer And a first conductive layer whose lower surface is positioned lower than the lower surface of the semiconductor layer.
  • the first layer is preferably formed so as to contain one or more elements selected from aluminum, titanium, tantalum, tungsten, chromium, or ruthenium and nitrogen.
  • the first layer is preferably formed so as to include silicon, nitrogen, and hydrogen.
  • a semiconductor device with favorable electrical characteristics can be provided.
  • a semiconductor device capable of flowing a large current can be provided.
  • a semiconductor device with stable electrical characteristics can be provided.
  • a highly reliable semiconductor device can be provided.
  • a highly reliable display device can be provided.
  • FIG. 4A and 4B illustrate a method for manufacturing a semiconductor device.
  • 4A and 4B illustrate a method for manufacturing a semiconductor device.
  • 4A and 4B illustrate a method for manufacturing a semiconductor device.
  • 4A and 4B illustrate a method for manufacturing a semiconductor device.
  • 4A and 4B illustrate a method for manufacturing a semiconductor device.
  • 4A and 4B illustrate a method for manufacturing a semiconductor device.
  • 4A and 4B illustrate a method for manufacturing a semiconductor device.
  • FIG. 4B illustrate a method for manufacturing a semiconductor device.
  • Sectional drawing of a display apparatus Sectional drawing of a display apparatus. Sectional drawing of a display apparatus. Sectional drawing of a display apparatus. Sectional drawing of a display apparatus. (A) Block diagram of display device, (B), (C) circuit diagram. (A), (C), (D) The circuit diagram of a display apparatus, (B) A timing chart. (A), (B) The structural example of a display module. (A), (B) The structural example of an electronic device. (A) thru
  • the functions of the source and drain of a transistor may be interchanged when a transistor with a different polarity is used or when the direction of current changes during circuit operation.
  • the terms “source” and “drain” can be used interchangeably.
  • the channel length direction of a transistor refers to one of directions parallel to a straight line connecting the source region and the drain region with the shortest distance. That is, the channel length direction corresponds to one of the directions of current flowing through the semiconductor layer when the transistor is on.
  • the channel width direction is a direction orthogonal to the channel length direction. Note that depending on the structure and shape of the transistor, the channel length direction and the channel width direction may not be determined as one.
  • “electrically connected” includes a case of being connected via “something having an electric action”.
  • the “thing having some electric action” is not particularly limited as long as it can exchange electric signals between connection targets.
  • “thing having some electric action” includes electrodes, wiring, switching elements such as transistors, resistance elements, inductors, capacitors, and other elements having various functions.
  • film and “layer” can be interchanged.
  • conductive layer and “insulating layer” may be interchangeable with the terms “conductive film” and “insulating film”.
  • off-state current refers to drain current when a transistor is off (also referred to as a non-conduction state or a cutoff state).
  • the off state is a state where the voltage V gs between the gate and the source is lower than the threshold voltage V th in the n-channel transistor (in the case of the p-channel transistor, higher than V th ) unless otherwise specified.
  • a display panel which is one embodiment of a display device has a function of displaying (outputting) an image or the like on a display surface. Therefore, the display panel is one mode of the output device.
  • a display panel substrate is attached with a connector such as FPC (Flexible Printed Circuit) or TCP (Tape Carrier Package), or the substrate is integrated with a COG (Chip On Glass) method.
  • a connector such as FPC (Flexible Printed Circuit) or TCP (Tape Carrier Package)
  • COG Chip On Glass
  • a display panel module is mounted with a connector such as FPC (Flexible Printed Circuit) or TCP (Tape Carrier Package)
  • COG Chip On Glass
  • the touch panel which is one embodiment of the display device has a function of displaying an image or the like on the display surface, and a touched object such as a finger or a stylus touching, pressing, or approaching the display surface. And a function as a touch sensor to detect. Accordingly, the touch panel is an embodiment of an input / output device.
  • the touch panel can also be called, for example, a display panel with a touch sensor (or display device) or a display panel with a touch sensor function (or display device).
  • the touch panel can be configured to include a display panel and a touch sensor panel.
  • the display panel may have a function as a touch sensor inside or on the surface.
  • a connector or IC mounted on a touch panel substrate may be referred to as a touch panel module, a display module, or simply a touch panel.
  • One embodiment of the present invention includes a semiconductor layer in which a channel is formed over a first insulating layer, a gate insulating layer over the semiconductor layer, and a conductive layer functioning as a gate electrode over the gate insulating layer (first conductive layer).
  • a transistor The semiconductor layer preferably includes a metal oxide exhibiting semiconductor characteristics (hereinafter also referred to as an oxide semiconductor).
  • the first insulating layer has a first region overlapping with the semiconductor layer and a second region other than the first region.
  • the thickness of the first region is thicker than the thickness of the second region.
  • the first region has a convex portion protruding in the thickness direction as compared with the second region.
  • the semiconductor layer is provided on the convex portion of the first region of the first insulating layer.
  • the side surface of the first region of the first insulating layer (that is, the outer edge portion of the convex portion) preferably has a tapered shape.
  • the angle formed between the side surface of the first region and the upper surface of the second region is greater than 90 ° and less than 180 °, preferably 100 ° to 170 °, more preferably 110 ° to 160 °. .
  • the side surface of the first region of the first insulating layer has a shape in which the gradient continuously changes from the portion in contact with the lower end of the semiconductor layer to the second region. Accordingly, the coverage of the gate insulating layer, the gate electrode, the first layer described later, and the like that further cover the semiconductor layer and the first insulating layer can be further improved.
  • the gate insulating layer and the gate electrode are provided so as to cover the upper surface and side surfaces of the semiconductor layer, the side surfaces of the first region of the first insulating layer, and the upper surface of the second region in the channel width direction of the transistor. .
  • the lower surface of the gate electrode in a portion overlapping with the second region is located below the lower surface of the semiconductor layer on the first region.
  • the difference in thickness of the first insulating layer between the first region and the second region can be controlled in consideration of the thickness of the gate insulating layer and the like.
  • the difference in thickness between the first region and the second region is at least larger than the thickness of the gate insulating layer.
  • the thickness of the first region is 1.2 times or more, preferably 1.5 times or more, more preferably 2 times or more, and further preferably 2.5 times or more the thickness of the second region.
  • the thickness can be 10 times or less.
  • the difference between the thickness of the first region and the thickness of the second region is 1 time or more, preferably 1.2 times or more, more preferably 1.5 times or more, more preferably, the thickness of the gate insulating layer.
  • the first insulating layer is preferably processed so that it is preferably 2 times or more and 20 times or less.
  • a metal oxide film to be a semiconductor layer is formed over an insulating film to be a first insulating layer, a resist mask is formed over the metal oxide film, and a metal oxide that is not covered with the resist mask A part of the film is etched to form a semiconductor layer.
  • a first region that overlaps with the semiconductor layer and a thinner first layer are formed. 2 regions can be formed. At this time, it is important to perform etching so that the second region does not disappear.
  • the first insulating layer may have a stacked structure in which two or more insulating films are stacked, and the second region may have a structure in which one or more insulating films located above the first insulating layer are removed.
  • the metal oxide film and the insulating film to be the first insulating layer may be continuously etched by a dry etching method.
  • the region covered with the gate electrode of the semiconductor layer functions as a channel formation region.
  • the region not covered with the gate electrode preferably functions as a source region or a drain region and has a lower resistance than the channel formation region (hereinafter also referred to as a low resistance region). Therefore, it is preferable to provide a first layer (also referred to as a third insulating layer) that can reduce the resistance of the semiconductor layer in contact with a portion of the semiconductor layer that is not covered with the gate electrode.
  • the low resistance region of the semiconductor layer is a region whose resistance is reduced by performing heat treatment in a state where the low resistance region is covered and the first layer is formed.
  • a film containing at least one of metal elements such as aluminum, titanium, tantalum, tungsten, chromium, and ruthenium can be used.
  • metal elements such as aluminum, titanium, tantalum, tungsten, chromium, and ruthenium
  • at least one of aluminum, titanium, tantalum, and tungsten is preferably included.
  • a nitride containing at least one of these metal elements or an oxide containing at least one of these metal elements can be preferably used.
  • a nitride film such as an aluminum nitride film, an aluminum titanium nitride film, or a titanium nitride film, or an oxide film such as an aluminum titanium oxide film can be suitably used.
  • a metal film such as a tungsten film or a titanium film may be used.
  • the composition formula is AlTiN x (x is a real number greater than 0 and 3 or less), or the composition formula is AlTi x N y (x is a real number greater than 0 and less than 2 and y is greater than 0). It is more preferable to use a film satisfying a real number of 4 or less.
  • the temperature of the heat treatment is higher because the lower resistance in the low resistance region is promoted.
  • the temperature of the heat treatment may be determined in consideration of the heat resistance of the gate electrode.
  • the temperature may be 150 ° C. or higher and 500 ° C. or lower, preferably 200 ° C. or higher and 450 ° C. or lower, more preferably 250 ° C. or higher and 450 ° C. or lower, and even more preferably 300 ° C. or higher and 400 ° C. or lower.
  • the temperature of the heat treatment by setting the temperature of the heat treatment to about 350 ° C., a semiconductor device can be manufactured with high yield using a production facility using a large glass substrate.
  • the low resistance region formed in this way has a feature that it is difficult to increase the resistance by a subsequent process. For example, even if heat treatment in an atmosphere containing oxygen, film formation treatment in an atmosphere containing oxygen, or the like is performed, the electrical properties of the low resistance region are not impaired, and thus the electrical characteristics are good. A highly reliable transistor can be realized.
  • the first layer after the heat treatment has conductivity, it is preferable to remove the first layer after the heat treatment.
  • the first layer has an insulating property, the first layer can function as a protective insulating film (third insulating layer) by remaining.
  • the above-described aluminum nitride or aluminum titanium nitride film is preferably a film because it is excellent in insulation.
  • the low resistance region may be a region containing more hydrogen than the channel formation region.
  • the low resistance region can be in a state of lower resistance than the channel formation region. Accordingly, the channel formation region has a very low carrier density, and the source region and the drain region have extremely low resistance, so that a transistor with excellent electrical characteristics can be realized.
  • a film containing hydrogen (third insulating layer) is provided as a first layer in contact with part of the semiconductor layer, and heat treatment is performed in that state. preferable. Thereby, the hydrogen concentration in the low resistance region can be made higher than that in the channel formation region.
  • an insulating film containing, for example, silicon, hydrogen, and nitrogen More specifically, a silicon nitride film containing hydrogen (also referred to as SiN: H) formed by a plasma CVD method is preferably used.
  • the method for supplying hydrogen to the low-resistance region is not limited to the above.
  • the gate electrode may be used as a mask to supply hydrogen to the semiconductor layer by an ion doping method, an ion implantation method, or a heat treatment in an atmosphere containing hydrogen. You may supply.
  • the first insulating layer is preferably a film capable of releasing oxygen by heating. At this time, oxygen can be supplied from the first region located below the semiconductor layer to the channel formation region of the semiconductor layer by heating.
  • the first layer not only covers the low resistance region of the semiconductor layer, but also is located outside the low resistance region of the semiconductor layer in the channel length direction of the transistor. It is preferable to cover the side surface of the first region of the insulating layer. Since the first layer described above has a property of being hard to permeate oxygen, oxygen contained in the first region can be prevented from diffusing outward from the side surface. Accordingly, a large amount of oxygen can be supplied to the channel formation region of the semiconductor layer, the carrier density in the channel formation region is reduced, and a highly reliable transistor can be realized.
  • the transistor of one embodiment of the present invention having such a structure is a transistor having both good electrical characteristics and high reliability.
  • FIG. 1A is a top view of the transistor 100
  • FIG. 1B corresponds to a cross-sectional view of a cross-sectional view taken along dashed-dotted line A1-A2 in FIG. 1A
  • FIG. 1 corresponds to a cross-sectional view of a cut surface taken along one-dot chain line B1-B2 shown in FIG.
  • FIG. 1A some components (such as an insulating layer) of the transistor 100 are omitted.
  • the direction of the alternate long and short dash line A1-A2 corresponds to the channel length direction
  • the direction of the alternate long and short dash line B1-B2 corresponds to the channel width direction.
  • the top view of the transistor in the subsequent drawings, as in FIG. 1A, some of the components are omitted.
  • the transistor 100 is provided over a substrate 102 and includes an insulating layer 103, a semiconductor layer 108, an insulating layer 110, a metal oxide layer 114, a conductive layer 112, an insulating layer 116, an insulating layer 118, and the like.
  • the island-shaped semiconductor layer 108 is provided over the insulating layer 103.
  • the insulating layer 110, the metal oxide layer 114, and the conductive layer 112 are stacked so as to cover part of the semiconductor layer 108 and part of the insulating layer 103 in this order.
  • the insulating layer 110, the metal oxide layer 114, and the conductive layer 112 are provided so that their upper surface shapes substantially match in plan view.
  • the insulating layer 116 is provided so as to cover the top and side surfaces of the conductive layer 112, the side surface of the metal oxide layer 114, the top and side surfaces of the insulating layer 110, the top and side surfaces of the semiconductor layer 108, and the surface of the insulating layer 103. .
  • the insulating layer 118 is provided so as to cover the insulating layer 116.
  • the top surface shape is approximately the same” means that at least a part of the contour overlaps between the stacked layers.
  • the case where the upper layer and the lower layer are processed by the same mask pattern or a part thereof by the same mask pattern is included.
  • the contours do not overlap, and the upper layer may be located inside the lower layer, or the upper layer may be located outside the lower layer.
  • Part of the conductive layer 112 functions as a gate electrode.
  • a part of the insulating layer 110 functions as a gate insulating layer.
  • a portion of the semiconductor layer 108 that overlaps with the conductive layer 112 functions as a channel formation region.
  • the transistor 100 is a so-called top gate transistor in which a gate electrode is provided over the semiconductor layer 108.
  • the transistor 100 may include a conductive layer 120 a and a conductive layer 120 b over the insulating layer 118.
  • the conductive layer 120a and the conductive layer 120b function as a source electrode or a drain electrode.
  • the conductive layer 120a and the conductive layer 120b are electrically connected to a region 108N to be described later through an opening 141a or an opening 141b provided in the insulating layer 118 and the insulating layer 116, respectively.
  • the semiconductor layer 108 preferably contains a metal oxide.
  • the semiconductor layer 108 includes indium and M (M is gallium, aluminum, silicon, boron, yttrium, tin, copper, vanadium, beryllium, titanium, iron, nickel, germanium, zirconium, molybdenum, lanthanum, cerium, neodymium, One or more selected from hafnium, tantalum, tungsten, or magnesium) and zinc are preferable.
  • M is preferably one or more selected from aluminum, gallium, yttrium, or tin.
  • an oxide containing indium, gallium, and zinc is preferably used as the semiconductor layer 108.
  • the semiconductor layer 108 may have a stacked structure in which layers having different compositions, layers having different crystallinity, or layers having different impurity concentrations are stacked.
  • the metal oxide layer 114 positioned between the insulating layer 110 and the conductive layer 112 functions as a barrier film that prevents oxygen contained in the insulating layer 110 from diffusing to the conductive layer 112 side. Further, the metal oxide layer 114 also functions as a barrier film that prevents hydrogen and water contained in the conductive layer 112 from diffusing to the insulating layer 110 side.
  • a material that hardly transmits oxygen and hydrogen more than the insulating layer 110 can be used.
  • the metal oxide layer 114 can prevent oxygen from diffusing from the insulating layer 110 to the conductive layer 112. . Further, even when the conductive layer 112 contains hydrogen, diffusion of hydrogen from the conductive layer 112 to the semiconductor layer 108 through the insulating layer 110 can be prevented. As a result, the carrier density in the channel formation region of the semiconductor layer 108 can be extremely low.
  • the metal oxide layer 114 an insulating material or a conductive material can be used. In the case where the metal oxide layer 114 has an insulating property, it functions as part of the gate insulating layer. On the other hand, when the metal oxide layer 114 has conductivity, it functions as a part of the gate electrode.
  • an insulating material having a dielectric constant higher than that of silicon oxide is preferably used.
  • an aluminum oxide film, a hafnium oxide film, a hafnium aluminate film, or the like is preferably used because the driving voltage can be reduced.
  • a conductive oxide such as indium oxide, indium tin oxide (ITO), or indium tin oxide containing silicon (ITSO) can be used.
  • ITO indium tin oxide
  • ITSO indium tin oxide containing silicon
  • a conductive oxide containing indium is preferable because of its high conductivity.
  • an oxide material containing one or more of the same elements as the semiconductor layer 108 is preferably used.
  • an oxide semiconductor material that can be used for the semiconductor layer 108 is preferably used.
  • a metal oxide film formed using the same sputtering target as that of the semiconductor layer 108 is preferably used as the metal oxide layer 114 because the device can be used in common.
  • a material having a higher gallium composition (content ratio) than the material used for the semiconductor layer 108 is oxidized by metal. It is preferable to use the material layer 114 because the blocking property against oxygen can be further improved. At this time, the field-effect mobility of the transistor 100 can be increased by using a material whose indium composition is higher than that of the material used for the metal oxide layer 114 for the semiconductor layer 108.
  • the metal oxide layer 114 is preferably formed using a sputtering apparatus.
  • oxygen can be preferably added to the insulating layer 110 and the semiconductor layer 108 by being formed in an atmosphere containing oxygen gas.
  • the semiconductor layer 108 has a channel formation region which overlaps with the conductive layer 112 with the insulating layer 110 interposed therebetween.
  • the semiconductor layer 108 includes a pair of regions 108N that sandwich the channel formation region.
  • the region 108N has a lower resistance than the channel formation region and functions as a source region or a drain region of the transistor 100.
  • the insulating layer 103 includes a region 103 a that overlaps with the semiconductor layer 108 and a region 103 b that does not overlap with the semiconductor layer 108.
  • the insulating layer 103 has a shape in which the region 103a protrudes in the thickness direction from the region 103b.
  • the region 103a can also be referred to as a convex portion.
  • the region 103a of the insulating layer 103 is a region thicker than the region 103b.
  • the side surface of the region 103a (the outer edge portion of the convex portion of the insulating layer 103) preferably has a tapered shape from a portion in contact with the lower end portion of the semiconductor layer 108 to the region 103b.
  • the angle formed between the side surface of the region 103a and the upper surface of the region 103b is preferably an obtuse angle. More specifically, the angle formed between the side surface of the region 103a and the upper surface of the region 103b is greater than 90 ° and less than 180 °, preferably 100 ° to 170 °, more preferably 110 ° to 160 °.
  • the coverage of a film eg, the insulating layer 110, the metal oxide layer 114, the conductive layer 112, the insulating layer 116, and the like
  • a low-density region can be formed in these regions. (Also referred to as a void) is less likely to be formed, so that the reliability of the transistor 100 can be increased.
  • the side surface of the region 103a preferably has a shape in which the gradient continuously changes from the upper end portion (near the portion in contact with the lower end portion of the semiconductor layer 108) to the upper surface of the region 103b.
  • the side surface of the region 103a has a gently curved shape, and the side surface of the region 103a and the upper surface of the region 103b are continuously connected to each other, so that the film positioned above the insulating layer 103 can be formed. Coverability can be further increased.
  • the insulating layer 110, the metal oxide layer 114, and the conductive layer 112 are formed using the top surface and side surfaces of the semiconductor layer 108 and the side surfaces and regions of the region 103a of the insulating layer 103.
  • 103b is provided to cover the upper surface.
  • FIG. 2 (A) is an enlarged view of a part of FIG. 1 (C).
  • FIG. 2A shows the thicknesses t1 to t4 and the heights h1 to h4, respectively.
  • the thickness t1 is the thickness of the region 103a
  • the thickness t2 is the thickness of the region 103b
  • the thickness t3 is the total thickness of the insulating layer 110 and the metal oxide layer 114 in a portion overlapping with the region 103b
  • the thickness t4 is the total thickness of the insulating layer 110, the metal oxide layer 114, and the conductive layer 112 in a portion overlapping with the region 103b.
  • the difference between the thickness of the region 103a and the thickness of the region 103b is the difference d1
  • the difference d1 is preferably larger than the thickness t3.
  • the difference d1 is more preferably larger than the thickness t4.
  • the heights h1 to h4 are based on the height of the bottom surface of the region 103a of the insulating layer 103, respectively.
  • the height h1 is the height of the lower surface of the semiconductor layer 108 (in the case where the insulating layer 103 and the semiconductor layer 108 are in contact with each other).
  • the height h2 is the height of the upper surface of the region 103b (in the case where the insulating layer 103 and the insulating layer 110 are in contact with each other).
  • the height h3 is the height of the bottom surface of the conductive layer 112 (in the case where the conductive layer 112 and the metal oxide layer 114 are in contact with each other) in a portion overlapping with the region 103b.
  • the height h4 is the height of the upper surface of the conductive layer 112 (in the case where the conductive layer 112 and the insulating layer 116 are in contact with each other) in a portion overlapping with the region 103b.
  • the height h1 of the lower surface of the semiconductor layer 108 is preferably higher than the height h3 of the lower surface of the conductive layer 112.
  • the height h1 is more preferably higher than the height h4 of the upper surface of the conductive layer 112.
  • the difference d1 between the thickness of the region 103a and the thickness of the region 103b is the difference between the insulating layer 110, the metal oxide layer 114, and the conductive layer 112 in a portion overlapping with the region 103b. It may be smaller than the thickness t4.
  • the height h1 of the lower surface of the semiconductor layer 108 may be lower than the height h4 of the upper surface of the conductive layer 112.
  • the conductive layer 112 in the channel width direction, can be provided not only on the upper surface side of the semiconductor layer 108 but also on the side surface side and obliquely below the lower end portion.
  • the semiconductor layer 108 can be electrically surrounded by an electric field generated when voltage is applied to the conductive layer 112, and the on-state current of the transistor 100 can be increased.
  • the on-current of the transistor can be increased.
  • the field-effect mobility of the transistor can be improved and the on-state current can be increased without changing these designs, that is, without increasing the channel width W.
  • the channel width W of the transistor may be set in accordance with a characteristic value required when it is incorporated in a circuit. For example, when applied to a pixel circuit or a drive circuit of a display device, the channel width W is set to 1 ⁇ m. Even when the thickness is 100 ⁇ m or less, preferably 1.2 ⁇ m or more and 50 ⁇ m or less, and more preferably 1.5 ⁇ m or more and 30 ⁇ m or less, a very large current can be passed.
  • the channel width W is not limited to this, and may be larger than 100 ⁇ m depending on required characteristics.
  • the channel length L can be set to be relatively large, and the transistor characteristic variation and the production yield can be increased.
  • the channel length L of the transistor may be set in accordance with a required characteristic value. For example, when applied to a pixel circuit or a drive circuit of a display device, the channel length L is set to 1 ⁇ m or more. It is preferably set to 20 ⁇ m or less, preferably 1.2 ⁇ m to 15 ⁇ m, more preferably 1.5 ⁇ m to 10 ⁇ m.
  • the channel length L is 1.5 ⁇ m or more and 5 ⁇ m or less, preferably 2 ⁇ m or more and 3 ⁇ m or less, variations in the substrate length of the channel length L can be suppressed, and the production yield can be increased.
  • the channel length L is not limited to this, and may be larger than 20 ⁇ m depending on required characteristics.
  • the channel length direction of a transistor refers to one of directions parallel to a straight line connecting the source region and the drain region with the shortest distance. That is, the channel length direction corresponds to one of the directions of current flowing through the semiconductor layer when the transistor is on.
  • the channel width direction is a direction orthogonal to the channel length direction. Note that depending on the structure and shape of the transistor, the channel length direction and the channel width direction may not be determined as one.
  • the channel length L of the transistor 100 refers to the length of the conductive layer 112 in the channel length direction in a region overlapping with the semiconductor layer 108.
  • the channel width of the transistor 100 refers to the length of the semiconductor layer 108 in the channel width direction in a region covered with the conductive layer 112.
  • an insulating layer 116 is provided in contact with the region 108N of the semiconductor layer 108.
  • the insulating layer 116 is preferably insulative because it is in contact with both the semiconductor layer 108 and the conductive layer 112.
  • an insulating film containing nitride can be used as the insulating layer 116 in contact with the region 108N.
  • an insulating film containing nitride can be used as the insulating layer 116 in contact with the region 108N.
  • nitride of a semiconductor material such as silicon nitride or gallium nitride or a metal nitride such as aluminum nitride.
  • silicon nitride has a blocking property against hydrogen and oxygen, it can prevent both diffusion of hydrogen from the outside to the semiconductor layer and desorption of oxygen from the semiconductor layer to the outside, and is a highly reliable transistor. Can be realized.
  • metal nitride when metal nitride is used, it is preferable to use aluminum, titanium, tantalum, tungsten, chromium, or ruthenium nitride. It is particularly preferable that aluminum or titanium is included.
  • an insulating film containing such a metal nitride in contact with the semiconductor layer not only can the resistance of the semiconductor layer be reduced, but also oxygen can be released from the semiconductor layer and hydrogen can diffuse into the semiconductor layer. It can prevent suitably.
  • the thickness of the insulating layer containing the aluminum nitride is preferably 5 nm or more. Even such a thin film can achieve both a high blocking property against hydrogen and oxygen and a function of reducing the resistance of the semiconductor layer.
  • the thickness of the insulating layer may be any thickness, but in consideration of productivity, the thickness is preferably 500 nm or less, preferably 200 nm or less, more preferably 50 nm or less.
  • a film satisfying the composition formula AlN x (x is a real number greater than 0 and equal to or less than 2, preferably x is greater than 0.5 and less than or equal to 1.5) is used. Is preferred. Accordingly, a film having excellent insulating properties and excellent thermal conductivity can be obtained, so that heat dissipation of heat generated when the transistor 100 is driven can be improved.
  • an aluminum titanium nitride film, a titanium nitride film, or the like can be used as the insulating layer 116.
  • the insulating layer 116 can absorb oxygen in the region 108N and form oxygen vacancies in the region 108N.
  • a layer containing an oxide of a metal element (eg, aluminum) contained in the insulating layer 116 is formed between the insulating layer 116 and the region 108N. May be.
  • a region where indium in a metal state is deposited or a region with a high indium concentration is formed in the vicinity of the interface on the insulating layer 116 side of the region 108N. It may be formed. The presence of such a region may be observed by an analysis method such as X-ray photoelectron spectroscopy (XPS).
  • XPS X-ray photoelectron spectroscopy
  • the region 108N can be a region containing more oxygen vacancies than the channel formation region, the region 108N can have a lower resistance than the channel formation region. Further, by using an insulating film containing a metal oxide as the insulating layer 116, a region in which highly conductive indium is deposited is formed in the vicinity of the interface on the insulating layer 116 side of the region 108N, and the region is further reduced in resistance. be able to.
  • the insulating layer 116 a film functioning as a hydrogen supply source for the region 108N can be used.
  • the insulating layer 116 is preferably a film that releases hydrogen by heating.
  • the insulating layer 116 is preferably a film formed using a gas containing a hydrogen element as a film forming gas used for film formation. Accordingly, hydrogen can be effectively supplied to the region 108N even when the insulating layer 116 is formed.
  • an insulating film such as silicon nitride, silicon nitride oxide, silicon oxynitride, aluminum nitride, or aluminum nitride oxide can be used.
  • Hydrogen is supplied to the region 108N by the heat treatment when the insulating layer 116 is formed and after the insulating layer 116 is formed.
  • the supplied hydrogen is combined with oxygen vacancies in the region 108N and can serve as a carrier generation source. Accordingly, the region 108N having a higher carrier concentration and lower resistance than the channel formation region can be formed.
  • An oxide film is preferably used for the insulating layers 103 and 110 in contact with the channel formation region of the semiconductor layer 108.
  • an oxide film such as a silicon oxide film, a silicon oxynitride film, or an aluminum oxide film can be used. Accordingly, oxygen released from the insulating layers 103 and 110 can be supplied to the channel formation region of the semiconductor layer 108 by heat treatment or the like in the manufacturing process of the transistor 100, so that oxygen vacancies in the semiconductor layer 108 can be reduced. .
  • the insulating layer 116 is preferably provided so as to cover a side surface of the region 103 a of the insulating layer 103. Oxygen contained in the insulating layer 103 that can be released by heating can be supplied from the region 103 a of the insulating layer 103 to the semiconductor layer 108. Therefore, in order to prevent oxygen from being released from the side surface of the region 103a by heating, the side surface is covered with an insulating layer 116 in which oxygen is difficult to diffuse.
  • the insulating layer 116 preferably covers the top surface of the region 103 b of the insulating layer 103. Accordingly, oxygen released from the insulating layer 103 can be effectively supplied to the semiconductor layer 108. Accordingly, the carrier density in the channel formation region of the semiconductor layer 108 can be reduced, and the reliability of the transistor 100 can be increased.
  • the insulating layer 118 functions as a protective layer that protects the transistor 100.
  • an inorganic insulating material such as an oxide or a nitride can be used.
  • an inorganic insulating material such as silicon nitride, silicon nitride oxide, silicon oxynitride, aluminum oxide, aluminum oxynitride, aluminum nitride, hafnium oxide, or hafnium aluminate can be used.
  • the insulating layer 118 can also be used as a planarization layer. In that case, an organic resin material can be used for the insulating layer 118.
  • the insulating layer 118 is not necessarily provided if not necessary.
  • the insulating layer 118 may have a stacked structure of two or more layers.
  • Oxygen vacancies formed in the channel formation region of the semiconductor layer 108 are problematic because they affect transistor characteristics. For example, when an oxygen vacancy is formed in the semiconductor layer 108, hydrogen is bonded to the oxygen vacancy and can serve as a carrier supply source. When a carrier supply source is generated in the channel formation region, a change in electrical characteristics of the transistor 100, typically, a threshold voltage shift occurs. Therefore, the smaller the number of oxygen vacancies in the channel formation region, the better.
  • the insulating film in the vicinity of the channel formation region of the semiconductor layer 108, specifically, the insulating layer 110 located above the channel formation region and the insulating layer 103 located below is oxidized.
  • the structure includes a physical film.
  • the semiconductor layer 108 preferably has a region in which the atomic ratio of In is larger than the atomic ratio of M. As the In atomic ratio increases, the field-effect mobility of the transistor can be improved.
  • a very large amount of oxygen can be supplied into the channel formation region of the semiconductor layer 108 containing a metal oxide; thus, a metal oxide material with a large atomic ratio of In can be used.
  • a transistor having extremely high field effect mobility, stable electrical characteristics, and high reliability can be realized.
  • a metal oxide in which the atomic ratio of In is 1.5 times or more, or 2 times or more, or 3 times or more, or 3.5 times or more, or 4 times or more of the atomic ratio of M can be preferably used.
  • a display device with a narrow frame width can be provided by using the above-described transistor with high field-effect mobility for a gate driver that generates a gate signal.
  • a display device with a small number of connected wirings can be provided by using the transistor with high field-effect mobility described above for a source driver (particularly, a demultiplexer connected to an output terminal of a shift register included in the source driver). can do.
  • the crystallinity of the semiconductor layer 108 can be analyzed by, for example, analyzing using X-ray diffraction (XRD: X-Ray Diffraction), or analyzing using a transmission electron microscope (TEM). .
  • XRD X-ray diffraction
  • TEM transmission electron microscope
  • the channel formation region of the semiconductor layer 108 has a low impurity concentration and a low density of defect states (less oxygen vacancies), whereby the carrier density in the film can be reduced.
  • a transistor in which such a metal oxide film is used for a channel formation region of a semiconductor layer rarely has electrical characteristics (also referred to as normally-on) in which the threshold voltage is negative.
  • a transistor including such a metal oxide film can obtain characteristics with extremely low off-state current.
  • a metal oxide film having a CAAC (c-axis aligned crystal) structure, a metal oxide film having an nc (nano crystal) structure, or a metal oxide in which a CAAC structure and an nc structure are mixed is used. It is preferable to use a membrane.
  • the transistor 100 having excellent electrical characteristics and high reliability can be realized.
  • FIG. 1 portions having the same functions as those in the above configuration example have the same hatching pattern and may not be denoted by reference numerals.
  • FIG. 3A is a top view of the transistor 100A
  • FIG. 3B is a cross-sectional view in the channel length direction of the transistor 100A
  • FIG. 3C is a cross-sectional view in the channel width direction of the transistor 100A.
  • the transistor 100A is mainly different from the configuration example 1 in that a conductive layer 106 is provided between the substrate 102 and the insulating layer 103.
  • the conductive layer 106 includes a channel formation region of the semiconductor layer 108 and a region overlapping with the conductive layer 112.
  • the conductive layer 106 functions as a first gate electrode (also referred to as a bottom gate electrode), and the conductive layer 112 functions as a second gate electrode (also referred to as a top gate electrode).
  • a part of the insulating layer 103 functions as a first gate insulating layer, and a part of the insulating layer 110 functions as a second gate insulating layer.
  • a portion of the semiconductor layer 108 overlapping with at least one of the conductive layer 112 and the conductive layer 106 functions as a channel formation region. Note that a portion overlapping with the conductive layer 112 of the semiconductor layer 108 is sometimes referred to as a channel formation region for ease of explanation below, but actually overlaps with the conductive layer 106 without overlapping with the conductive layer 112. A channel can also be formed in a portion (a portion including the region 108N).
  • the conductive layer 106 is connected to the conductive layer 112 through the metal oxide layer 114, the insulating layer 110, and the opening 142 provided in the insulating layer 103. It may be electrically connected. Accordingly, the same potential can be applied to the conductive layer 106 and the conductive layer 112.
  • the conductive layer 106 can be formed using a material similar to that of the conductive layer 112, the conductive layer 120a, or the conductive layer 120b. In particular, it is preferable to use a material containing copper for the conductive layer 106 because wiring resistance can be reduced. In addition, when a material containing a refractory metal such as tungsten or molybdenum is used for the conductive layer 106, treatment can be performed at a high temperature in a later step.
  • the conductive layer 112 and the conductive layer 106 protrude outward from the end portion of the semiconductor layer 108 in the channel width direction.
  • the entire semiconductor layer 108 in the channel width direction is covered with the conductive layer 112 and the conductive layer 106 with the insulating layer 110 and the insulating layer 103 interposed therebetween.
  • the semiconductor layer 108 can be electrically surrounded by an electric field generated by the pair of gate electrodes. At this time, it is particularly preferable to apply the same potential to the conductive layer 106 and the conductive layer 112. Accordingly, an electric field for inducing a channel can be effectively applied to the semiconductor layer 108, so that the on-state current of the transistor 100A can be increased. Therefore, the transistor 100A can be miniaturized.
  • the conductive layer 112 and the conductive layer 106 may not be connected. At this time, a constant potential may be supplied to one of the pair of gate electrodes, and a signal for driving the transistor 100A may be supplied to the other. At this time, the threshold voltage when the transistor 100A is driven by the other electrode can be controlled by the potential applied to the one electrode.
  • FIG. 4A is a cross-sectional view in the channel length direction of the transistor 100B
  • FIG. 4B is a cross-sectional view in the channel width direction of the transistor 100B. Note that the top view is omitted because FIG. 3A can be used.
  • the transistor 100B is mainly different from the transistor 100A illustrated in the above configuration example 2 in that the semiconductor layer 108a and the semiconductor layer 108b are stacked from the insulating layer 103 side instead of the semiconductor layer 108. Yes.
  • metal oxide films having different compositions can be used for the semiconductor layer 108a and the semiconductor layer 108b.
  • metal oxide films having different crystallinity may be stacked. In that case, it is preferable that the same oxide target is used and the film formation conditions are different so that the film is continuously formed without being exposed to the atmosphere.
  • a stacked structure using a metal oxide film having an nc structure as the semiconductor layer 108a and a metal oxide film having a CAAC structure as the semiconductor layer 108b can be used.
  • a metal oxide film having an nc structure may be used for both the semiconductor layer 108a and the semiconductor layer 108b.
  • a CAC (Cloud-Aligned Composite) described later can be used as a function or a material structure of a metal oxide that can be preferably used for the semiconductor layer 108a and the semiconductor layer 108b.
  • the oxygen flow rate ratio at the time of forming the first metal oxide film formed first is made smaller than the oxygen flow rate ratio at the time of forming the second metal oxide film formed later.
  • oxygen is not allowed to flow when the first metal oxide film is formed.
  • oxygen can be effectively supplied when forming the second metal oxide film.
  • the first metal oxide film can be a film having lower crystallinity and higher electrical conductivity than the second metal oxide film.
  • the second metal oxide film provided on the top is a film having higher crystallinity than the first metal oxide film, so that damage during the processing of the semiconductor layer 108 or the film formation of the insulating layer 110 is caused. Can be suppressed.
  • the oxygen flow rate ratio during the formation of the first metal oxide film is 0% or more and less than 50%, preferably 0% or more and 30% or less, more preferably 0% or more and 20% or less. Specifically, it is 10%.
  • the oxygen flow rate ratio during the formation of the second metal oxide film is 50% to 100%, preferably 60% to 100%, more preferably 80% to 100%, and still more preferably 90% or more. 100% or less, typically 100%.
  • the first metal oxide film and the second metal oxide film may have different conditions such as pressure, temperature, and power at the time of film formation, but the conditions other than the oxygen flow rate ratio are the same. This is preferable because the time required for the film forming process can be shortened.
  • FIG. 5A is a cross-sectional view in the channel length direction of the transistor 100C
  • FIG. 5B is a cross-sectional view in the channel width direction of the transistor 100C. Note that the top view is omitted because FIG. 3A can be used.
  • the transistor 100C is mainly different from the transistor 100B exemplified in the above configuration example 3 in that the shape of the semiconductor layer 108b is different.
  • the top surface shape of the semiconductor layer 108b is substantially the same as that of the conductive layer 112, the metal oxide layer 114, and the insulating layer 110.
  • the semiconductor layer 108b can be formed by processing using a resist mask for etching the conductive layer 112 and the like.
  • the semiconductor layer 108b is provided to cover the upper surface and side surfaces of the semiconductor layer 108a, the side surfaces of the region 103a of the insulating layer 103, and part of the upper surface of the region 103b.
  • a metal oxide film having a CAAC structure has a feature that oxygen diffusibility with respect to the c-axis direction of a crystal part included in the metal oxide film is low. Further, the metal oxide film having a CAAC structure can be formed so that the c-axis of the crystal part included in the metal oxide film is oriented in a direction substantially perpendicular to the formation surface.
  • FIG. 5C shows an enlarged view of a region Q surrounded by a broken line in FIG.
  • the crystalline semiconductor layer 108b is provided so as to cover the top and side surfaces of the semiconductor layer 108a, the side surface of the region 103a of the insulating layer 103, and the top surface of the region 103b.
  • FIG. 5C schematically illustrates the c-axis direction of crystals included in the semiconductor layer 108b and the orientation of the layer 108L included in the layered crystal portion indicated by a broken line in each portion of the semiconductor layer 108b.
  • the crystal part in the semiconductor layer 108b having crystallinity has a c-axis (that is, a direction perpendicular to the layer of the layered crystal part) oriented in a direction substantially perpendicular to the formation surface.
  • the semiconductor layer 108 b covers the side surface of the region 103 b of the insulating layer 103 and the side surface of the semiconductor layer 108 a, so that oxygen that can be released from the insulating layer 103 is , Diffusion from the region 103b can be suppressed. Further, oxygen can be prevented from diffusing outside from the side surface of the semiconductor layer 108a. Accordingly, oxygen vacancies in the semiconductor layer 108a can be effectively reduced, and a highly reliable transistor can be realized.
  • Example of production method A method for manufacturing a semiconductor device of one embodiment of the present invention is described below with reference to drawings.
  • the transistor 100A exemplified in the above configuration example is described as an example.
  • a thin film (insulating film, semiconductor film, conductive film, or the like) included in the semiconductor device is formed by a sputtering method, a chemical vapor deposition (CVD) method, a vacuum evaporation method, or a pulse laser deposition (PLD: Pulse Laser Deposition).
  • CVD chemical vapor deposition
  • PLD Pulse Laser Deposition
  • ALD Atomic Layer Deposition
  • the CVD method include a plasma enhanced chemical vapor deposition (PECVD) method and a thermal CVD method.
  • PECVD plasma enhanced chemical vapor deposition
  • thermal CVD there is a metal organic chemical vapor deposition (MOCVD) method.
  • Thin films (insulating films, semiconductor films, conductive films, etc.) that constitute semiconductor devices are spin coat, dip, spray coating, ink jet, dispense, screen printing, offset printing, doctor knife, slit coat, roll coat, curtain coat. It can be formed by a method such as knife coating.
  • the thin film constituting the semiconductor device when processing the thin film constituting the semiconductor device, it can be processed using a photolithography method or the like.
  • the thin film may be processed by a nanoimprint method, a sand blast method, a lift-off method, or the like.
  • the island-shaped thin film may be directly formed by a film forming method using a shielding mask such as a metal mask.
  • light used for exposure can be, for example, i-line (wavelength 365 nm), g-line (wavelength 436 nm), h-line (wavelength 405 nm), or light obtained by mixing these.
  • ultraviolet light, KrF laser light, ArF laser light, or the like can be used.
  • exposure may be performed by an immersion exposure technique.
  • extreme ultraviolet light (EUV: Extreme-violet) or X-rays may be used as light used for exposure.
  • an electron beam can be used instead of the light used for exposure. It is preferable to use extreme ultraviolet light, X-rays, or an electron beam because extremely fine processing is possible. Note that a photomask is not necessary when exposure is performed by scanning a beam such as an electron beam.
  • etching the thin film For etching the thin film, a dry etching method, a wet etching method, a sand blasting method, or the like can be used.
  • 6A to 10B show a cross section in the channel length direction and the channel width direction in each stage of the manufacturing process of the transistor 100A.
  • a conductive film is formed over the substrate 102 and processed by etching, so that the conductive layer 106 functioning as the first gate electrode is formed.
  • an insulating layer 103 is formed so as to cover the substrate 102 and the conductive layer 106 (FIG. 6A).
  • the insulating layer 103 can be formed by a PECVD method, an ALD method, a sputtering method, or the like.
  • the insulating layer 103 can be formed with a thickness of a region 103a to be formed later.
  • the thickness of the insulating layer 103 can be set to a thickness that does not disappear in a subsequent thinning process.
  • a process for supplying oxygen to the insulating layer 103 may be performed.
  • plasma treatment or heat treatment in an oxygen atmosphere can be performed.
  • oxygen may be supplied to the insulating layer 103 by a plasma ion doping method, an ion implantation method, or the like.
  • the metal oxide film is preferably formed by a sputtering method using a metal oxide target.
  • an inert gas eg, helium gas, argon gas, xenon gas, etc.
  • oxygen flow ratio the ratio of oxygen gas to the entire deposition gas when forming the metal oxide film
  • the lower the oxygen flow ratio the lower the crystallinity of the metal oxide film and the transistor with higher on-state current.
  • the semiconductor layer 108 has a stacked structure
  • the deposition conditions for each metal oxide film may be different in conditions such as pressure, temperature, power, etc. during the deposition. This is preferable because the time can be shortened.
  • metal oxide films having different compositions are stacked, it is preferable to form the films continuously without being exposed to the atmosphere.
  • the film formation conditions are set so that the metal oxide film is a metal oxide film having a CAAC structure, a metal oxide film having an nc structure, or a metal oxide film in which a CAAC structure and an nc structure are mixed. Is preferred. Note that the film formation conditions for the metal oxide film to be formed to have a CAAC structure and the film formation conditions to have an nc structure differ depending on the composition of the sputtering target used, and thus the substrate temperature and oxygen depend on the composition. What is necessary is just to set suitably a pressure, electric power, etc. other than a flow rate ratio.
  • the film formation conditions for the metal oxide film include a substrate temperature of room temperature to 450 ° C., preferably a substrate temperature of room temperature to 300 ° C., more preferably room temperature to 200 ° C., more preferably room temperature to 140 ° C. And it is sufficient.
  • the film formation temperature is set to be room temperature or higher and lower than 140 ° C. because productivity is increased. Further, the crystallinity can be lowered by forming the metal oxide film with the substrate temperature set to room temperature or without intentional heating.
  • a process for desorbing water, hydrogen, organic components, or the like adsorbed on the surface of the insulating layer 103 or a process for supplying oxygen into the insulating layer 103 is performed.
  • the heat treatment can be performed at a temperature of 70 ° C. or higher and 200 ° C. or lower in a reduced pressure atmosphere.
  • plasma treatment in an atmosphere containing oxygen may be performed.
  • organic substances on the surface of the insulating layer 103 can be preferably removed. After such treatment, it is preferable to continuously form a metal oxide film without exposing the surface of the insulating layer 103 to the atmosphere.
  • a resist mask 115 is formed on the metal oxide film 108f. After that, part of the metal oxide film 108f that is not covered with the resist mask 115 is etched to form the semiconductor layer 108 (FIG. 7A).
  • a wet etching method and a dry etching method can be used.
  • the insulating layer 103 is preferably etched by a dry etching method.
  • a dry etching method For example, an anisotropic dry etching method can be used.
  • the etching conditions and the etching processing time are set so that the portion that becomes the region 103b does not disappear.
  • the insulating layer 103 has a stacked structure of two insulating films having different etching rates, and a film having a high etching rate is applied to the insulating film located on the upper side, so that only the upper insulating film is etched to form the region 103b. May be formed.
  • the two insulating films constituting the insulating layer 103 may be insulating films containing different elements.
  • a film containing the same element may be used for the two insulating films, and a film having a higher density may be applied to the insulating film positioned on the lower side.
  • the method of separately performing the etching of the metal oxide film 108f and the etching for reducing the thickness of the insulating layer 103 may be performed collectively by a single etching process.
  • the same etching method preferably dry etching method
  • the processing is continuously performed with different etchants without being exposed to the atmosphere with the same etching apparatus. May be.
  • the resist mask 115 is removed.
  • heating is performed in order to remove hydrogen or water in the metal oxide film or the semiconductor layer 108. Processing may be performed.
  • the temperature of the heat treatment can be typically 150 ° C. or higher and lower than the strain point of the substrate, 250 ° C. or higher and 450 ° C. or lower, or 300 ° C. or higher and 450 ° C. or lower.
  • the heat treatment can be performed in an atmosphere containing a rare gas or nitrogen. Alternatively, after heating in the atmosphere, heating may be performed in an atmosphere containing oxygen. Note that it is preferable that hydrogen, water, and the like be not contained in the heat treatment atmosphere.
  • an electric furnace, an RTA apparatus, or the like can be used. By using the RTA apparatus, the heat treatment time can be shortened.
  • the insulating film 110 f is a film that later becomes the insulating layer 110.
  • an oxide film such as a silicon oxide film or a silicon oxynitride film is preferably formed using a plasma chemical vapor deposition apparatus (a PECVD apparatus or simply a plasma CVD apparatus). Alternatively, a PECVD method using a microwave may be used.
  • the metal oxide film 114 f is a film that later becomes the metal oxide layer 114.
  • the metal oxide film 114f is preferably formed by a sputtering method in an atmosphere containing oxygen, for example. Accordingly, oxygen can be supplied to the insulating film 110f when the metal oxide film 114f is formed.
  • the metal oxide film 114f is formed by a sputtering method using an oxide target containing a metal oxide similar to that of the semiconductor layer 108, the above can be used.
  • the metal oxide film 114f may be formed by a reactive sputtering method using oxygen as a deposition gas and using a metal target. When aluminum is used for the metal target, an aluminum oxide film can be formed.
  • the oxygen flow rate ratio or the oxygen partial pressure is, for example, 50% to 100%, preferably 65% to 100%, more preferably 80% to 100%, and still more preferably 90% to 100%. In particular, it is preferable that the oxygen flow rate ratio is 100% and the oxygen partial pressure is as close as possible to 100%.
  • oxygen may be supplied from the insulating film 110f to the semiconductor layer 108 by performing heat treatment after the metal oxide film 114f is formed.
  • the heat treatment can be performed at a temperature of 200 ° C. to 400 ° C. in an atmosphere containing one or more of nitrogen, oxygen, and a rare gas.
  • the metal oxide film 114f, the insulating film 110f, and part of the insulating layer 103 are etched to form an opening reaching the conductive layer 106. Accordingly, the conductive layer 112 and the conductive layer 106 to be formed later can be electrically connected through the opening.
  • a conductive film 112f to be the conductive layer 112 is formed over the metal oxide film 114f (FIG. 8A).
  • the conductive film 112f is preferably formed by a sputtering method using a metal or alloy sputtering target.
  • the conductive film 112f, the metal oxide film 114f, and the insulating film 110f may be etched at the same time under the same etching conditions, or may be etched at least twice using different etching conditions or techniques. .
  • etching damage to the semiconductor layer 108 can be reduced by etching the conductive film 112f and the metal oxide film 114f first, and then etching the insulating film 110f under different etching conditions.
  • a film containing at least one of metal elements such as aluminum, titanium, tantalum, tungsten, chromium, and ruthenium is formed.
  • metal elements such as aluminum, titanium, tantalum, and tungsten is preferably included.
  • a nitride containing at least one of these metal elements or an oxide containing at least one of these metal elements can be preferably used.
  • a nitride film such as an aluminum titanium nitride film, a titanium nitride film, or an aluminum nitride film, an oxide film such as an aluminum titanium oxide film, or the like can be preferably used.
  • the insulating layer 116 is preferably formed by a sputtering method using nitrogen gas or oxygen gas as a deposition gas.
  • the film quality can be easily controlled by controlling the flow rate of the film forming gas.
  • the heat treatment is preferably performed in an inert gas atmosphere such as nitrogen or a rare gas.
  • an inert gas atmosphere such as nitrogen or a rare gas.
  • the temperature can be 120 ° C. or higher and 500 ° C. or lower, preferably 150 ° C. or higher and 450 ° C. or lower, more preferably 200 ° C. or higher and 400 ° C. or lower, and even more preferably 250 ° C. or higher and 400 ° C. or lower.
  • a semiconductor device can be manufactured with high yield using a production facility using a large glass substrate.
  • the heat treatment may be performed at any stage after the insulating layer 116 is formed. Moreover, you may combine with the process which concerns on another heat processing or a heat
  • Oxygen deficiency is generated by extracting oxygen in the semiconductor layer 108 to the insulating layer 116 by heat treatment.
  • the oxygen concentration and hydrogen in the semiconductor layer 108 are combined to increase the carrier concentration, so that the resistance of the region 108N in contact with the insulating layer 116 is reduced.
  • the metal element contained in the insulating layer 116 is diffused into the semiconductor layer 108 by heat treatment, so that part of the semiconductor layer 108 may be alloyed and the resistance may be reduced.
  • nitrogen or hydrogen contained in the insulating layer 116, nitrogen contained in the heat treatment atmosphere, or the like may diffuse into the semiconductor layer 108 due to heat treatment, which may reduce the resistance.
  • the region 108N of the semiconductor layer 108 whose resistance is reduced by such a combined action is an extremely stable low resistance region.
  • the region 108N formed in this manner has a feature that, for example, even if a process for supplying oxygen is performed in a later step, it is difficult to increase the resistance again.
  • the insulating layer 116 having an insulating property is used as a layer for forming the region 108N, by forming a conductive film in contact with the region to be the region 108N, The region 108N may be formed. At this time, after the region 108N is formed, the insulating film 116 is preferably formed by oxidizing or nitriding the conductive film to form an insulating layer 116. Alternatively, the insulating layer 116 may be omitted by removing the film after the formation of the region 108N.
  • the region 108N may be formed by performing a process of supplying hydrogen to the exposed region of the semiconductor layer 108.
  • hydrogen is supplied by forming an insulating layer 116 containing hydrogen in contact with the exposed region of the semiconductor layer 108.
  • the insulating layer 116 is preferably formed by a plasma CVD method using a deposition gas containing hydrogen.
  • a silicon nitride film is formed using a deposition gas containing silane gas and ammonia gas.
  • ammonia gas in addition to silane gas, a large amount of hydrogen can be contained in the film.
  • hydrogen can be supplied to the exposed portion of the semiconductor layer 108 even during film formation.
  • part of hydrogen released from the insulating layer 116 be supplied to part of the semiconductor layer 108 by performing heat treatment after the insulating layer 116 is formed.
  • the heat treatment is preferably performed at a temperature of 150 ° C. to 450 ° C., preferably 200 ° C. to 400 ° C., in an atmosphere containing one or more of nitrogen, oxygen, and a rare gas.
  • an extremely low resistance region 108N can be formed in the semiconductor layer 108.
  • the region 108N can also be referred to as a region with a higher carrier concentration, a region with a larger amount of oxygen vacancies, a region with a higher hydrogen concentration, or a region with a higher impurity concentration than the channel formation region.
  • oxygen can be supplied from the insulating layers 110 and 103 to the channel formation region of the semiconductor layer 108 by heat treatment.
  • the insulating layer 118 is formed by a plasma CVD method, if the deposition temperature is too high, the impurity may be diffused into the peripheral portion of the semiconductor layer 108 including the channel formation region depending on the impurity contained in the region 108N. As a result, the channel formation region may have a low resistance, or the electric resistance of the region 108N may increase.
  • the film formation temperature of the insulating layer 116 or the insulating layer 118 is, for example, 150 ° C. or higher and 400 ° C. or lower, preferably 180 ° C. or higher and 360 ° C. or lower, more preferably 200 ° C. or higher and 250 ° C. or lower.
  • heat treatment may be performed after the insulating layer 118 is formed.
  • Opening 141a and Opening 141b [Formation of Opening 141a and Opening 141b] Subsequently, after a mask is formed by lithography at a desired position of the insulating layer 118, the insulating layer 118 and a part of the insulating layer 116 are etched to form an opening 141a and an opening 141b reaching the region 108N.
  • the transistor 100A can be manufactured.
  • the substrate 102 there is no particular limitation on the material of the substrate 102, but it is necessary that the substrate 102 have at least heat resistance to withstand heat treatment performed later.
  • a single crystal semiconductor substrate made of silicon or silicon carbide, a polycrystalline semiconductor substrate, a compound semiconductor substrate such as silicon germanium, an SOI substrate, a glass substrate, a ceramic substrate, a quartz substrate, a sapphire substrate, or the like is used as the substrate 102. Also good.
  • a substrate in which a semiconductor element is provided over these substrates may be used as the substrate 102.
  • a flexible substrate may be used as the substrate 102, and the transistor 100 or the like may be formed directly over the flexible substrate.
  • a separation layer may be provided between the substrate 102 and the transistor 100 or the like. The separation layer can be used for separation from the substrate 102 and transfer onto another substrate after part or all of the semiconductor device is completed thereon. At that time, the transistor 100 or the like can be transferred to a substrate having poor heat resistance or a flexible substrate.
  • the insulating layer 103 can be formed using a sputtering method, a CVD method, an evaporation method, a pulsed laser deposition (PLD) method, or the like as appropriate.
  • a sputtering method for example, an oxide insulating film or a nitride insulating film can be formed as a single layer or a stacked layer.
  • at least a region in contact with the semiconductor layer 108 in the insulating layer 103 is preferably formed using an oxide insulating film.
  • the insulating layer 103 is preferably a film that releases oxygen by heating.
  • the insulating layer 103 for example, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, aluminum oxide, hafnium oxide, gallium oxide, Ga—Zn oxide, or the like may be used, and the insulating layer 103 can be provided as a single layer or a stacked layer.
  • the surface in contact with the semiconductor layer 108 of the insulating layer 103 is subjected to pretreatment such as oxygen plasma treatment. Or it is preferable to oxidize the vicinity of the surface.
  • the conductive layer 112 and the conductive layer 106 functioning as a gate electrode, the conductive layer 120a functioning as one of a source electrode or a drain electrode, and the conductive layer 120b functioning as the other include chromium, copper, aluminum, gold, silver, and zinc. , Molybdenum, tantalum, titanium, tungsten, manganese, nickel, iron, cobalt, an alloy containing the above metal elements, or an alloy that combines the above metal elements. be able to.
  • the conductive layer 112, the conductive layer 106, the conductive layer 120a, and the conductive layer 120b include an In—Sn oxide, an In—W oxide, an In—W—Zn oxide, an In—Ti oxide, and an In—Ti oxide.
  • An oxide conductor such as -Sn oxide, In-Zn oxide, In-Sn-Si oxide, or In-Ga-Zn oxide, or a metal oxide film can also be used.
  • an oxide conductor (OC: Oxide Conductor)
  • OC Oxide Conductor
  • a donor level is formed in the vicinity of the conduction band.
  • the metal oxide becomes highly conductive and becomes a conductor.
  • the conductive metal oxide can be referred to as an oxide conductor.
  • the conductive layer 112 or the like may have a stacked structure of a conductive film including the oxide conductor (metal oxide) and a conductive film including a metal or an alloy.
  • a conductive film including an oxide conductor is preferably applied to a side in contact with the insulating layer functioning as a gate insulating film.
  • the conductive layer 112, the conductive layer 106, the conductive layer 120a, and the conductive layer 120b each include any one or more selected from titanium, tungsten, tantalum, and molybdenum among the above metal elements. Is preferred.
  • the tantalum nitride film is conductive, has a high barrier property against copper, oxygen, or hydrogen, and emits less hydrogen from itself. Therefore, the conductive film in contact with the semiconductor layer 108, Alternatively, it can be preferably used as a conductive film in the vicinity of the semiconductor layer 108.
  • the insulating layer 110 functioning as a gate insulating film of the transistor 100 or the like can be formed by a PECVD method, a sputtering method, or the like.
  • An insulating layer including one or more of a film, a lanthanum oxide film, a cerium oxide film, and a neodymium oxide film can be used.
  • the insulating layer 110 may have a two-layer structure or a three-layer structure.
  • the insulating layer 110 in contact with the semiconductor layer 108 is preferably an oxide insulating film, and more preferably has a region containing oxygen in excess of the stoichiometric composition.
  • the insulating layer 110 is an insulating film capable of releasing oxygen.
  • the insulating layer 110 is formed in an oxygen atmosphere, the heat treatment in the oxygen atmosphere, plasma treatment, or the like is performed on the insulating layer 110 after film formation, or the oxygen layer is formed over the insulating layer 110 in an oxygen atmosphere.
  • Oxygen can be supplied into the insulating layer 110 by forming an oxide film or the like.
  • the insulating layer 110 a material such as hafnium oxide having a higher relative dielectric constant than silicon oxide or silicon oxynitride can be used. This increases the thickness of the insulating layer 110 and suppresses leakage current due to tunneling current.
  • hafnium oxide having crystallinity is preferable because it has a higher relative dielectric constant than amorphous hafnium oxide.
  • a sputtering target used for forming the In-M-Zn oxide preferably has an In atomic ratio equal to or higher than the M atomic ratio.
  • the atomic ratio of the semiconductor layer 108 to be formed includes a variation of plus or minus 40% of the atomic ratio of the metal element included in the sputtering target.
  • the atomic ratio of Ga is larger than 0.1 when the atomic ratio of In is 5. 2 or less, and includes the case where the atomic ratio of Zn is 5 or more and 7 or less.
  • the atomic ratio of Ga is larger than 0.1 when the atomic ratio of In is 1. 2 or less, including the case where the atomic ratio of Zn is greater than 0.1 and 2 or less.
  • the semiconductor layer 108 has an energy gap of 2 eV or more, preferably 2.5 eV or more. In this manner, off-state current of a transistor can be reduced by using a metal oxide having a wider energy gap than silicon.
  • the semiconductor layer 108 preferably has a non-single crystal structure.
  • the non-single crystal structure includes, for example, a CAAC structure, a polycrystalline structure, a microcrystalline structure, or an amorphous structure, which will be described later.
  • the amorphous structure has the highest defect level density
  • the CAAC structure has the lowest defect level density.
  • CAAC c-axis aligned crystal
  • the CAAC structure is one of crystal structures such as a thin film having a plurality of nanocrystals (a crystal region having a maximum diameter of less than 10 nm). Each nanocrystal has a c-axis oriented in a specific direction and an a-axis.
  • the b-axis is a crystal structure having a feature that nanocrystals are continuously connected without forming a grain boundary without having orientation.
  • a thin film having a CAAC structure has a feature that the c-axis of each nanocrystal is easily oriented in the thickness direction of the thin film, the normal direction of the surface to be formed, or the normal direction of the surface of the thin film.
  • CAAC-OS Oxide Semiconductor
  • CAAC-OS Oxide Semiconductor
  • CAAC-OS cannot confirm a clear crystal grain boundary, it can be said that a decrease in electron mobility due to the crystal grain boundary hardly occurs.
  • the CAAC-OS can be said to be an oxide semiconductor with few impurities and defects (such as oxygen vacancies). Therefore, the physical properties of the oxide semiconductor including a CAAC-OS are stable. Therefore, an oxide semiconductor including a CAAC-OS is resistant to heat and has high reliability.
  • crystallography it is common to take a unit cell having a specific axis as the c-axis among the three axes (crystal axis) of the a-axis, b-axis, and c-axis constituting the unit cell.
  • a crystal having a layered structure two axes parallel to the plane direction of the layer are generally defined as an a axis and a b axis, and an axis intersecting the layer is generally defined as a c axis.
  • a crystal having such a layered structure there is graphite classified as a hexagonal system, the a-axis and b-axis of the unit cell are parallel to the cleavage plane, and the c-axis is orthogonal to the cleavage plane.
  • graphite classified as a hexagonal system the a-axis and b-axis of the unit cell are parallel to the cleavage plane, and the c-axis is orthogonal to the cleavage plane.
  • an InGaZnO 4 crystal having a layered structure of YbFe 2 O 4 type crystal structure can be classified into a hexagonal system, and the a-axis and b-axis of the unit cell are parallel to the plane direction of the layer, and the c-axis Is orthogonal to the layer (ie, the a-axis and b-axis).
  • a crystal part may not be clearly observed in an observation image using a TEM.
  • a crystal part included in the microcrystalline oxide semiconductor film has a size of 1 nm to 100 nm, or 1 nm to 10 nm.
  • an oxide semiconductor film including nanocrystals (nc: nanocrystal) that is 1 nm to 10 nm, or 1 nm to 3 nm is referred to as an nc-OS (nanocrystalline Oxide Semiconductor) film.
  • nc-OS nanocrystalline Oxide Semiconductor
  • the nc-OS film has periodicity in atomic arrangement in a minute region (for example, a region of 1 nm to 10 nm, particularly a region of 1 nm to 3 nm).
  • the nc-OS film does not have regularity in crystal orientation between different crystal parts. Therefore, orientation is not seen in the whole film. Therefore, the nc-OS film may not be distinguished from an amorphous oxide semiconductor film depending on an analysis method. For example, when structural analysis is performed on the nc-OS film using an XRD apparatus using X-rays having a diameter larger than that of the crystal part, a peak indicating a crystal plane is not detected in the analysis by the out-of-plane method.
  • nc-OS film is subjected to electron diffraction (also referred to as nanobeam electron diffraction) using an electron beam with a probe diameter (for example, 1 nm to 30 nm) that is close to the crystal part or smaller than the crystal part. A region with a high luminance is observed so as to draw a circle (in a ring shape), and a plurality of spots may be observed in the ring-shaped region.
  • the nc-OS film has a lower density of defect states than the amorphous oxide semiconductor film. Note that the nc-OS film does not have regularity in crystal orientation between different crystal parts. Therefore, the nc-OS film has a higher density of defect states than the CAAC-OS film. Therefore, the nc-OS film has a higher carrier density and higher electron mobility than the CAAC-OS film in some cases. Therefore, a transistor including the nc-OS film may exhibit high field effect mobility.
  • the nc-OS film can be formed by reducing the oxygen flow rate ratio during deposition as compared with the CAAC-OS film.
  • the nc-OS film can also be formed by lowering the substrate temperature at the time of deposition as compared with the CAAC-OS film.
  • the nc-OS film can be formed even when the substrate temperature is relatively low (for example, 130 ° C. or lower) or the substrate is not heated, so that a large glass substrate, a resin substrate, or the like can be used. And can increase productivity.
  • the metal oxide formed by sputtering using the above target at a substrate temperature of 100 ° C. or higher and 130 ° C. or lower is a crystal structure of one of an nc (nano crystal) structure and a CAAC structure, or a structure in which these are mixed It is easy to take.
  • a metal oxide formed by a sputtering method at a substrate temperature of room temperature (RT) is likely to have an nc crystal structure.
  • the room temperature (RT) here includes a temperature when the substrate is not intentionally heated.
  • composition of metal oxide A structure of a CAC (Cloud-Aligned Composite) -OS that can be used for the transistor disclosed in one embodiment of the present invention is described below.
  • CAAC c-axis aligned crystal
  • CAC Cloud-Aligned Composite
  • CAC-OS or CAC-metal oxide has a conductive function in a part of the material and an insulating function in a part of the material, and the whole material has a function as a semiconductor.
  • the conductive function is a function of flowing electrons (or holes) serving as carriers
  • the insulating function is an electron serving as carriers. It is a function that does not flow.
  • CAC-OS or CAC-metal oxide has a conductive region and an insulating region.
  • the conductive region has the above-described conductive function
  • the insulating region has the above-described insulating function.
  • the conductive region and the insulating region may be separated at the nanoparticle level.
  • the conductive region and the insulating region may be unevenly distributed in the material, respectively.
  • the conductive region may be observed with the periphery blurred and connected in a cloud shape.
  • the conductive region and the insulating region are dispersed in the material with a size of 0.5 nm to 10 nm, preferably 0.5 nm to 3 nm, respectively. There is.
  • CAC-OS or CAC-metal oxide is composed of components having different band gaps.
  • CAC-OS or CAC-metal oxide includes a component having a wide gap caused by an insulating region and a component having a narrow gap caused by a conductive region.
  • the carrier when the carrier flows, the carrier mainly flows in the component having the narrow gap.
  • the component having a narrow gap acts in a complementary manner to the component having a wide gap, and the carrier flows through the component having the wide gap in conjunction with the component having the narrow gap. Therefore, when the CAC-OS or the CAC-metal oxide is used for a channel formation region of a transistor, high current driving force, that is, high on-state current and high field-effect mobility can be obtained in the on-state of the transistor.
  • CAC-OS or CAC-metal oxide can also be called a matrix composite material (metal matrix composite) or a metal matrix composite material (metal matrix composite).
  • FIG. 11A shows a top view of the display device 700.
  • the display device 700 includes a first substrate 701 and a second substrate 705 which are bonded to each other with a sealant 712.
  • the pixel portion 702, the source driver circuit portion 704, and the gate driver circuit portion 706 are provided over the first substrate 701. It is done.
  • the pixel portion 702 is provided with a plurality of display elements.
  • an FPC terminal portion 708 to which an FPC 716 (FPC: Flexible printed circuit) is connected is provided in a portion of the first substrate 701 that does not overlap with the second substrate 705.
  • FPC Flexible printed circuit
  • Various signals and the like are supplied to the pixel portion 702, the source driver circuit portion 704, and the gate driver circuit portion 706 by the FPC 716 through the FPC terminal portion 708 and the signal line 710.
  • a plurality of gate driver circuit units 706 may be provided. Further, the gate driver circuit portion 706 and the source driver circuit portion 704 may be in the form of an IC chip separately formed and packaged on a semiconductor substrate or the like. The IC chip can be mounted on the first substrate 701 or the FPC 716.
  • the transistor which is a semiconductor device of one embodiment of the present invention can be applied to the transistors included in the pixel portion 702, the source driver circuit portion 704, and the gate driver circuit portion 706.
  • Examples of the display element provided in the pixel portion 702 include a liquid crystal element and a light emitting element.
  • a liquid crystal element a transmissive liquid crystal element, a reflective liquid crystal element, a transflective liquid crystal element, or the like can be used.
  • the light emitting element include self-luminous light emitting elements such as LEDs (Light Emitting Diode), OLEDs (Organic LEDs), QLEDs (Quantum-dot LEDs), and semiconductor lasers.
  • a shutter type or optical interference type MEMS (Micro Electro Mechanical Systems) element a display element using a microcapsule type, an electrophoretic method, an electrowetting method, an electronic powder fluid (registered trademark) method, or the like is used. You can also
  • a display device 700A illustrated in FIG. 11B is an example of a display device that can be used as a flexible display by being applied with a flexible resin layer 743 instead of the first substrate 701.
  • the pixel portion 702 does not have a rectangular shape, and the corner portion has an arc shape.
  • the pixel portion 702 and the notch portion in which the resin layer 743 is partly cut are provided.
  • the pair of gate driver circuit portions 706 are provided on both sides with the pixel portion 702 interposed therebetween.
  • the gate driver circuit portion 706 is provided along the arcuate contour at the corner of the pixel portion 702.
  • the resin layer 743 has a shape in which a portion where the FPC terminal portion 708 is provided protrudes. Further, a part of the resin layer 743 including the FPC terminal portion 708 can be folded back in the region P2 in FIG. By folding part of the resin layer 743, the display device 700A can be mounted on the electronic device in a state where the FPC 716 is placed over the back side of the pixel portion 702, and space saving of the electronic device can be achieved. .
  • an IC 717 is mounted on the FPC 716 connected to the display device 700A.
  • the IC 717 has a function as a source driver circuit, for example.
  • the source driver circuit portion 704 in the display device 700A can include at least one of a protection circuit, a buffer circuit, a demultiplexer circuit, and the like.
  • a display device 700B illustrated in FIG. 11C is a display device that can be suitably used for an electronic device having a large screen.
  • it can be suitably used for a television device, a monitor device, a personal computer (including a notebook type or a desktop type), a tablet terminal, a digital signage, and the like.
  • the display device 700B includes a plurality of source driver ICs 721 and a pair of gate driver circuit units 722.
  • the plurality of source driver ICs 721 are attached to the FPC 723, respectively.
  • the plurality of FPCs 723 have one terminal connected to the substrate 701 and the other terminal connected to the printed circuit board 724.
  • the printed circuit board 724 can be disposed on the back side of the pixel portion 702 and mounted on the electronic device, so that space saving of the electronic device can be achieved.
  • the gate driver circuit portion 722 is formed on the substrate 701. Thereby, an electronic device with a narrow frame can be realized.
  • a large-sized and high-resolution display device can be realized.
  • the present invention can be applied to a display device having a screen size of 30 inches or more, 40 inches or more, 50 inches or more, or 60 inches or more.
  • a display device with extremely high resolution such as 4K2K or 8K4K can be realized.
  • FIGS. 12 to 14 are cross-sectional views taken along one-dot chain line QR shown in FIG.
  • FIG. 15 is a cross-sectional view taken along one-dot chain line ST in display device 700A shown in FIG. 12 and 13 show a configuration using a liquid crystal element as a display element, and FIGS. 14 and 15 show a configuration using an EL element.
  • the display device illustrated in FIGS. 12 to 15 includes a lead wiring portion 711, a pixel portion 702, a source driver circuit portion 704, and an FPC terminal portion 708.
  • the lead wiring portion 711 includes a signal line 710.
  • the pixel portion 702 includes a transistor 750 and a capacitor 790.
  • the source driver circuit portion 704 includes a transistor 752.
  • FIG. 13 shows a case where the capacitor 790 is not provided.
  • the transistor illustrated in Embodiment 1 can be used as the transistor 750 and the transistor 752.
  • the transistor used in this embodiment includes an oxide semiconductor film which is highly purified and suppresses formation of oxygen vacancies.
  • the transistor can have low off-state current. Therefore, the holding time of an electric signal such as an image signal can be increased, and the writing interval of the image signal can be set longer. Therefore, since the frequency of the refresh operation can be reduced, there is an effect of reducing power consumption.
  • the transistor used in this embodiment can be driven at high speed because relatively high field-effect mobility can be obtained.
  • the switching transistor in the pixel portion and the driver transistor used in the driver circuit portion can be formed over the same substrate. That is, a configuration in which a drive circuit formed of a silicon wafer or the like is not applied is possible, and the number of parts of the display device can be reduced.
  • a high-quality image can be provided by using a transistor that can be driven at high speed.
  • the capacitor 790 includes a lower electrode formed by processing the same film as the first gate electrode included in the transistor 750 and a metal oxide that is the same as the semiconductor layer. And an upper electrode formed. The resistance of the upper electrode is reduced like the source region and the drain region of the transistor 750. In addition, part of the insulating film functioning as the first gate insulating layer of the transistor 750 is provided between the lower electrode and the upper electrode. That is, the capacitor 790 has a stacked structure in which an insulating film functioning as a dielectric film is sandwiched between a pair of electrodes. In addition, a wiring obtained by processing the same film as the source electrode and the drain electrode of the transistor is connected to the upper electrode.
  • a planarization insulating film 770 is provided over the transistor 750, the transistor 752, and the capacitor 790.
  • the transistor 750 included in the pixel portion 702 and the transistor 752 included in the source driver circuit portion 704 may have different structures. For example, a structure in which a top-gate transistor is applied to one of them and a bottom-gate transistor is applied to the other may be employed. Note that the gate driver circuit portion 706 is similar to the source driver circuit portion 704.
  • the signal line 710 is formed of the same conductive film as the source and drain electrodes of the transistors 750 and 752. At this time, it is preferable to use a low-resistance material such as a material containing copper element because signal delay due to wiring resistance is small and display on a large screen is possible.
  • the FPC terminal portion 708 includes a wiring 760 that functions as a connection electrode, an anisotropic conductive film 780, and an FPC 716.
  • the wiring 760 is electrically connected to a terminal included in the FPC 716 through an anisotropic conductive film 780.
  • the wiring 760 is formed using the same conductive film as the source and drain electrodes of the transistors 750 and 752.
  • a flexible substrate such as a glass substrate or a plastic substrate can be used.
  • an insulating layer having a barrier property against water or hydrogen is preferably provided between the first substrate 701 and the transistor 750 and the like.
  • a light shielding film 738, a coloring film 736, and an insulating film 734 in contact with the light shielding film 738 are provided on the second substrate 705 side.
  • a display device 700 illustrated in FIG. 12 includes a liquid crystal element 775.
  • the liquid crystal element 775 includes a conductive layer 772, a conductive layer 774, and a liquid crystal layer 776 therebetween.
  • the conductive layer 774 is provided on the second substrate 705 side and functions as a common electrode.
  • the conductive layer 772 is electrically connected to a source electrode or a drain electrode included in the transistor 750.
  • the conductive layer 772 is formed over the planarization insulating film 770 and functions as a pixel electrode.
  • the conductive layer 772 can be formed using a material that transmits visible light (hereinafter also referred to as a light-transmitting material) or a material that has reflectivity (hereinafter also referred to as a reflective material).
  • a material that transmits visible light hereinafter also referred to as a light-transmitting material
  • a material that has reflectivity hereinafter also referred to as a reflective material.
  • the light-transmitting material for example, an oxide material containing indium, zinc, tin, or the like is preferably used.
  • the reflective material for example, a material containing aluminum, silver, or the like may be used.
  • the display device 700 is a reflective liquid crystal display device.
  • a transmissive liquid crystal display device is obtained.
  • a polarizing plate is provided on the viewing side.
  • a transmissive liquid crystal display device a pair of polarizing plates is provided so as to sandwich a liquid crystal element.
  • a display device 700 illustrated in FIG. 13 illustrates an example using a liquid crystal element 775 of a horizontal electric field type (for example, FFS mode).
  • a conductive layer 774 functioning as a common electrode is provided over the conductive layer 772 with an insulating layer 773 interposed therebetween.
  • the alignment state of the liquid crystal layer 776 can be controlled by an electric field generated between the conductive layers 772 and 774.
  • a storage capacitor can be formed by a stacked structure of a conductive layer 774, an insulating layer 773, and a conductive layer 772. Therefore, there is no need to provide a separate capacitor element, and the aperture ratio can be increased.
  • an alignment film in contact with the liquid crystal layer 776 may be provided.
  • an optical member optical substrate
  • a polarizing member such as a polarizing member, a retardation member, and an antireflection member
  • a light source such as a backlight and a sidelight
  • the liquid crystal layer 776 includes a thermotropic liquid crystal, a low molecular liquid crystal, a polymer liquid crystal, a polymer dispersed liquid crystal (PDLC: Polymer Dispersed Liquid Crystal), a polymer network type liquid crystal (PNLC: Polymer Network Liquid Crystal), and a ferroelectric liquid crystal.
  • PDLC Polymer Dispersed Liquid Crystal
  • PNLC Polymer Network Liquid Crystal
  • An antiferroelectric liquid crystal or the like can be used.
  • a liquid crystal exhibiting a blue phase for which an alignment film is unnecessary may be used.
  • a TN (Twisted Nematic) mode a VA (Vertical Alignment) mode, an IPS (In-Plane-Switching) mode, an FFS (Fringe Field Switching-Mode), and an ASM (Axially Symmetrically-symmetrical).
  • a mode an OCB (Optical Compensated Birefringence) mode, an ECB (Electrically Controlled Birefringence) mode, a guest host mode, and the like can be used.
  • a scattering liquid crystal using a polymer dispersed liquid crystal, a polymer network liquid crystal, or the like can be used for the liquid crystal layer 776.
  • black and white display may be performed without providing the colored film 736, or color display may be performed using the colored film 736.
  • a time division display method (also referred to as a field sequential driving method) that performs color display based on a continuous additive color mixing method may be applied.
  • a structure in which the coloring film 736 is not provided can be employed.
  • the time-division display method for example, there is no need to provide sub-pixels exhibiting the respective colors of R (red), G (green), and B (blue). There are advantages such as increasing the degree.
  • a display device 700 illustrated in FIG. 14 includes a light-emitting element 782.
  • the light-emitting element 782 includes a conductive layer 772, an EL layer 786, and a conductive film 788.
  • the EL layer 786 includes an organic compound or an inorganic compound such as a quantum dot.
  • Examples of materials that can be used for the organic compound include fluorescent materials and phosphorescent materials.
  • Examples of materials that can be used for the quantum dots include colloidal quantum dot materials, alloy type quantum dot materials, core / shell type quantum dot materials, and core type quantum dot materials.
  • an insulating film 730 covering a part of the conductive layer 772 is provided over the planarization insulating film 770.
  • the light-emitting element 782 includes a light-transmitting conductive film 788 and is a top emission light-emitting element. Note that the light-emitting element 782 may have a bottom emission structure in which light is emitted to the conductive layer 772 side or a dual emission structure in which light is emitted to both the conductive layer 772 side and the conductive film 788 side.
  • the colored film 736 is provided at a position overlapping with the light emitting element 782, and the light shielding film 738 is provided at a position overlapping with the insulating film 730, the lead wiring portion 711, and the source driver circuit portion 704. Further, the coloring film 736 and the light shielding film 738 are covered with an insulating film 734. A space between the light emitting element 782 and the insulating film 734 is filled with a sealing film 732. Note that in the case where the EL layer 786 is formed in an island shape for each pixel or in a stripe shape for each pixel column, that is, formed by separate coating, the coloring film 736 may not be provided.
  • FIG. 15 shows a configuration of a display device that can be suitably applied to a flexible display.
  • FIG. 15 is a cross-sectional view taken along one-dot chain line ST in display device 700A shown in FIG.
  • the 15 has a configuration in which a support substrate 745, an adhesive layer 742, a resin layer 743, and an insulating layer 744 are stacked instead of the substrate 701 shown in FIG.
  • the transistor 750, the capacitor 790, and the like are provided over the insulating layer 744 provided over the resin layer 743.
  • the support substrate 745 includes an organic resin, glass, or the like, and is a substrate that is thin enough to have flexibility.
  • the resin layer 743 is a layer containing an organic resin such as polyimide or acrylic.
  • the insulating layer 744 includes an inorganic insulating film such as silicon oxide, silicon oxynitride, or silicon nitride.
  • the resin layer 743 and the support substrate 745 are attached to each other with an adhesive layer 742.
  • the resin layer 743 is preferably thinner than the support substrate 745.
  • the display device 700A illustrated in FIG. 15 includes a protective layer 740 instead of the substrate 705 illustrated in FIG.
  • the protective layer 740 is attached to the sealing film 732.
  • a glass substrate, a resin film, or the like can be used as the protective layer 740.
  • an optical member such as a polarizing plate or a scattering plate, an input device such as a touch sensor panel, or a configuration in which two or more of these are stacked may be applied.
  • the EL layer 786 included in the light-emitting element 782 is provided in an island shape over the insulating film 730 and the conductive layer 772. By forming the EL layer 786 so that the emission color is different for each sub-pixel, color display can be realized without using the coloring film 736.
  • a protective layer 741 is provided so as to cover the light-emitting element 782.
  • the protective layer 741 has a function of preventing impurities such as water from diffusing into the light-emitting element 782.
  • the protective layer 741 is preferably an inorganic insulating film. Further, it is more preferable to have a stacked structure including one or more inorganic insulating films and one or more organic insulating films.
  • FIG. 15 shows a foldable region P2.
  • the region P2 in addition to the support substrate 745 and the adhesive layer 742, there is a portion where an inorganic insulating film such as the insulating layer 744 is not provided.
  • a resin layer 746 is provided to cover the wiring 760.
  • An inorganic insulating film is not provided in the bendable region P2 as much as possible, and a structure in which only a conductive layer containing a metal or an alloy and a layer containing an organic material are stacked is prevented from generating cracks when bent. be able to.
  • a part of the display device 700A can be bent with a very small radius of curvature.
  • an input device may be provided in the display device 700 or the display device 700A illustrated in FIGS.
  • Examples of the input device include a touch sensor.
  • various methods such as a capacitance method, a resistance film method, a surface acoustic wave method, an infrared method, an optical method, and a pressure-sensitive method can be used as a sensor method. Or two or more of these may be used in combination.
  • the structure of the touch panel is a so-called in-cell touch panel in which the input device is formed inside a pair of substrates, a so-called on-cell touch panel in which the input device is formed on the display device 700, or a display device 700.
  • the display device illustrated in FIG. 16A includes a pixel portion 502, a driver circuit portion 504, a protection circuit 506, and a terminal portion 507. Note that the protection circuit 506 may be omitted.
  • the transistor of one embodiment of the present invention can be applied to the transistors included in the pixel portion 502 and the driver circuit portion 504.
  • the transistor of one embodiment of the present invention may also be applied to the protective circuit 506.
  • the pixel unit 502 includes a plurality of pixel circuits 501 for driving a plurality of display elements arranged in X rows and Y columns (X and Y are each independently a natural number of 2 or more).
  • the driving circuit unit 504 includes driving circuits such as a gate driver 504a that outputs scanning signals to the gate lines GL_1 to GL_X and a source driver 504b that supplies data signals to the data lines DL_1 to DL_Y.
  • the gate driver 504a may have at least a shift register.
  • the source driver 504b is configured by using a plurality of analog switches, for example. Further, the source driver 504b may be configured using a shift register or the like.
  • the terminal portion 507 is a portion where a terminal for inputting a power source, a control signal, an image signal, and the like from an external circuit to the display device is provided.
  • the protection circuit 506 is a circuit that brings the wiring and another wiring into a conductive state when a potential outside a certain range is applied to the wiring to which the protection circuit 506 is connected.
  • the protection circuit 506 illustrated in FIG. 16A includes, for example, a scanning line GL that is a wiring between the gate driver 504a and the pixel circuit 501, or a data line DL that is a wiring between the source driver 504b and the pixel circuit 501. Connected to various wirings.
  • the gate driver 504a and the source driver 504b may be provided over the same substrate as the pixel portion 502, or a substrate over which the gate driver 504a or the source driver 504b is separately formed (for example, a single crystal semiconductor film or a multi-source film)
  • a driving circuit board formed of a crystalline semiconductor film may be mounted on the board by COG or TAB (Tape Automated Bonding).
  • the plurality of pixel circuits 501 illustrated in FIG. 16A can have a structure illustrated in FIGS. 16B and 16C, for example.
  • a pixel circuit 501 illustrated in FIG. 16B includes a liquid crystal element 570, a transistor 550, and a capacitor 560.
  • a data line DL_n, a scanning line GL_m, a potential supply line VL, and the like are connected to the pixel circuit 501.
  • One potential of the pair of electrodes of the liquid crystal element 570 is appropriately set according to the specification of the pixel circuit 501.
  • the alignment state of the liquid crystal element 570 is set by written data. Note that a common potential (common potential) may be applied to one of the pair of electrodes of the liquid crystal element 570 included in each of the plurality of pixel circuits 501. Further, a different potential may be applied to one of the pair of electrodes of the liquid crystal element 570 of the pixel circuit 501 in each row.
  • the pixel circuit 501 illustrated in FIG. 16C includes transistors 552 and 554, a capacitor 562, and a light-emitting element 572.
  • a data line DL_n, a scanning line GL_m, a potential supply line VL_a, a power supply line VL_b, and the like are connected to the pixel circuit 501.
  • one of the potential supply line VL_a and the potential supply line VL_b is supplied with the high power supply potential VDD, and the other is supplied with the low power supply potential VSS.
  • the light emission luminance from the light emitting element 572 is controlled by controlling the current flowing through the light emitting element 572 in accordance with the potential applied to the gate of the transistor 554.
  • Embodiment 4 a pixel circuit including a memory for correcting a gradation displayed on a pixel and a display device including the pixel circuit will be described.
  • the transistor exemplified in Embodiment 1 can be applied to a transistor used in a pixel circuit exemplified below.
  • FIG. 400 A circuit diagram of the pixel circuit 400 is shown in FIG.
  • the pixel circuit 400 includes a transistor M1, a transistor M2, a capacitor C1, and a circuit 401.
  • the pixel circuit 400 is connected to the wiring S1, the wiring S2, the wiring G1, and the wiring G2.
  • the transistor M1 has a gate connected to the wiring G1, one of a source and a drain connected to the wiring S1, and the other connected to one electrode of the capacitor C1.
  • a gate is connected to the wiring G2
  • one of a source and a drain is connected to the wiring S2
  • the other is connected to the other electrode of the capacitor C1 and the circuit 401.
  • the circuit 401 is a circuit including at least one display element.
  • the display element various elements can be used.
  • a light-emitting element such as an organic EL element or an LED element, a liquid crystal element, a MEMS (Micro Electro Mechanical Systems) element, or the like can be used.
  • a node connecting the transistor M1 and the capacitor C1 is N1
  • a node connecting the transistor M2 and the circuit 401 is N2.
  • the pixel circuit 400 can hold the potential of the node N1 by turning off the transistor M1. Further, by turning off the transistor M2, the potential of the node N2 can be held. Further, by writing a predetermined potential to the node N1 through the transistor M1 in a state where the transistor M2 is turned off, the potential of the node N2 according to the displacement of the potential of the node N1 by capacitive coupling through the capacitor C1. Can be changed.
  • the transistor to which the oxide semiconductor exemplified in Embodiment 1 is applied can be applied to one or both of the transistor M1 and the transistor M2. Therefore, the potential of the node N1 and the node N2 can be held for a long time with an extremely low off-state current. Note that in the case where the period for holding the potential of each node is short (specifically, when the frame frequency is 30 Hz or more), a transistor using a semiconductor such as silicon may be used.
  • FIG. 17B is a timing chart relating to the operation of the pixel circuit 400.
  • various resistances such as wiring resistance, parasitic capacitances such as transistors and wirings, and threshold voltages of transistors is not considered here.
  • one frame period is divided into a period T1 and a period T2.
  • the period T1 is a period for writing a potential to the node N2
  • the period T2 is a period for writing a potential to the node N1.
  • Period T1 a potential for turning on the transistor is applied to both the wiring G1 and the wiring G2. Further, the supply voltage V ref is a fixed potential to the wiring S1, and supplies a first data potential V w to the wiring S2.
  • the potential V ref is applied to the node N1 from the wiring S1 through the transistor M1. Further, the node N2, the first data potential V w via the transistor M2 is given. Therefore, a state where the potential difference V w -V ref is held in the capacitor C1.
  • a potential for turning on the transistor M1 is supplied to the wiring G1
  • a potential for turning off the transistor M2 is supplied to the wiring G2.
  • the second data potential V data is supplied to the wiring S1.
  • a predetermined constant potential may be applied to the wiring S2, or it may be floating.
  • the second data potential V data is supplied to the node N1 through the transistor M1.
  • the capacitive coupling by the capacitor C1 the potential of the node N2 is changed by the potential dV according to the second data potential V data. That is, a potential obtained by adding the first data potential Vw and the potential dV is input to the circuit 401.
  • dV is shown to be a positive value, but may be a negative value. That is, the potential V data may be lower than the potential V ref .
  • the potential dV is substantially determined by the capacitance value of the capacitor C ⁇ b> 1 and the capacitance value of the circuit 401.
  • the potential dV is a potential close to the second data potential V data .
  • the pixel circuit 400 can generate a potential to be supplied to the circuit 401 including the display element by combining two kinds of data signals, gradation correction can be performed in the pixel circuit 400. Become.
  • the pixel circuit 400 can generate a potential exceeding the maximum potential that can be supplied to the wiring S1 and the wiring S2.
  • a light emitting element high dynamic range (HDR) display or the like can be performed.
  • HDR high dynamic range
  • liquid crystal element when a liquid crystal element is used, overdrive driving or the like can be realized.
  • a pixel circuit 400LC illustrated in FIG. 17C includes a circuit 401LC.
  • the circuit 401LC includes a liquid crystal element LC and a capacitor C2.
  • one electrode is connected to one electrode of the node N2 and the capacitor C2, and the other electrode is connected to a wiring to which a potential Vcom2 is applied.
  • the other electrode of the capacitor C2 is connected to a wiring to which the potential Vcom1 is applied.
  • the capacity C2 functions as a holding capacity. Note that the capacitor C2 can be omitted if unnecessary.
  • the pixel circuit 400LC can supply a high voltage to the liquid crystal element LC, for example, high-speed display can be realized by overdrive driving, and a liquid crystal material having a high driving voltage can be applied.
  • the gradation can be corrected according to the operating temperature, the deterioration state of the liquid crystal element LC, or the like.
  • a pixel circuit 400EL illustrated in FIG. 17D includes a circuit 401EL.
  • the circuit 401EL includes a light emitting element EL, a transistor M3, and a capacitor C2.
  • a gate is connected to one electrode of the node N2 and the capacitor C2, one of a source and a drain is connected to a wiring to which the potential VH is applied, and the other is connected to one electrode of the light-emitting element EL.
  • the other electrode of the capacitor C2 is connected to a wiring to which the potential Vcom is applied.
  • the other electrode is connected to a wiring to which a potential VL is applied.
  • the transistor M3 has a function of controlling a current supplied to the light emitting element EL.
  • the capacitor C2 functions as a holding capacitor. The capacitor C2 can be omitted if unnecessary.
  • the pixel circuit 400EL can flow a large current to the light-emitting element EL by applying a high potential to the gate of the transistor M3, for example, HDR display can be realized. Further, by supplying a correction signal to the wiring S1 or the wiring S2, variations in electrical characteristics of the transistor M3 and the light-emitting element EL can be corrected.
  • circuit is not limited to the circuits illustrated in FIGS. 17C and 17D, and a structure in which a transistor, a capacitor, or the like is added may be used.
  • a display module 6000 illustrated in FIG. 18A includes a display device 6006 to which an FPC 6005 is connected, a frame 6009, a printed circuit board 6010, and a battery 6011 between an upper cover 6001 and a lower cover 6002.
  • a display device manufactured using one embodiment of the present invention can be used for the display device 6006.
  • the display device 6006 a display module with extremely low power consumption can be realized.
  • the shape and dimensions of the upper cover 6001 and the lower cover 6002 can be changed as appropriate in accordance with the size of the display device 6006.
  • the display device 6006 may have a function as a touch panel.
  • the frame 6009 may have a protection function of the display device 6006, a function of blocking electromagnetic waves generated by the operation of the printed circuit board 6010, a function as a heat sink, and the like.
  • the printed circuit board 6010 includes a power supply circuit, a signal processing circuit for outputting a video signal and a clock signal, a battery control circuit, and the like.
  • a power source by the battery 6011 may be used.
  • FIG. 18B is a schematic cross-sectional view of a display module 6000 including an optical touch sensor.
  • the display module 6000 includes a light emitting unit 6015 and a light receiving unit 6016 provided on the printed circuit board 6010. Further, a region surrounded by the upper cover 6001 and the lower cover 6002 has a pair of light guide portions (light guide portion 6017a and light guide portion 6017b).
  • the display device 6006 is provided so as to overlap the printed circuit board 6010 and the battery 6011 with a frame 6009 interposed therebetween.
  • the display device 6006 and the frame 6009 are fixed to the light guide unit 6017a and the light guide unit 6017b.
  • the light 6018 emitted from the light emitting unit 6015 passes through the upper part of the display device 6006 by the light guide unit 6017a and reaches the light receiving unit 6016 through the light guide unit 6017b.
  • the touch operation can be detected by blocking the light 6018 by a detection target such as a finger or a stylus.
  • a plurality of light emitting units 6015 are provided, for example, along two adjacent sides of the display device 6006.
  • a plurality of light receiving units 6016 are provided at positions facing the light emitting unit 6015. Thereby, the information on the position where the touch operation is performed can be acquired.
  • the light emitting unit 6015 can use a light source such as an LED element, and it is particularly preferable to use a light source that emits infrared rays.
  • the light receiving unit 6016 can be a photoelectric element that receives light emitted from the light emitting unit 6015 and converts the light into an electrical signal.
  • a photodiode capable of receiving infrared light can be used.
  • the light emitting unit 6015 and the light receiving unit 6016 can be arranged below the display device 6006, and external light reaches the light receiving unit 6016 and touch sensor. Can be prevented from malfunctioning.
  • a resin that absorbs visible light and transmits infrared light is used for the light guide unit 6017a and the light guide unit 6017b, malfunction of the touch sensor can be more effectively suppressed.
  • An electronic device 6500 illustrated in FIG. 19A is a portable information terminal that can be used as a smartphone.
  • the electronic device 6500 includes a display portion 6502, a power button 6503, a button 6504, a speaker 6505, a microphone 6506, a camera 6507, a light source 6508, and the like in a housing 6501.
  • the display portion 6502 has a touch panel function.
  • the display device of one embodiment of the present invention can be applied to the display portion 6502.
  • FIG. 19B is a schematic cross-sectional view including an end portion of the housing 6501 on the microphone 6506 side.
  • a protective member 6510 having a light-transmitting property is provided on the display surface side of the housing 6501.
  • a display panel 6511 In a space surrounded by the housing 6501 and the protective member 6510, a display panel 6511, an optical member 6512, a touch sensor panel 6513, a print A substrate 6517, a battery 6518, and the like are provided.
  • a display panel 6511, an optical member 6512, and a touch sensor panel 6513 are fixed to the protective member 6510 by an adhesive layer not shown.
  • a part of the display panel 6511 is folded in an area outside the display portion 6502. Further, an FPC 6515 is connected to the folded portion. An IC 6516 is mounted on the FPC 6515. The FPC 6515 is connected to a terminal provided on the printed circuit board 6517.
  • the flexible display panel of one embodiment of the present invention can be applied to the display panel 6511. Therefore, an extremely lightweight electronic device can be realized. Further, since the display panel 6511 is extremely thin, a large-capacity battery 6518 can be mounted while suppressing the thickness of the electronic device. Further, by folding a part of the display panel 6511 and arranging a connection portion with the FPC 6515 on the back side of the pixel portion, an electronic device with a narrow frame can be realized.
  • the electronic device exemplified below includes the display device of one embodiment of the present invention in the display portion. Therefore, the electronic device has a high resolution. In addition, the electronic device can achieve both high resolution and a large screen.
  • full high vision, 4K2K, 8K4K, 16K8K, or higher resolution video can be displayed on the display portion of the electronic device of one embodiment of the present invention.
  • Examples of the electronic device include a digital camera, a digital video camera, a digital photo, as well as an electronic device having a relatively large screen such as a television device, a notebook personal computer, a monitor device, a digital signage, a pachinko machine, and a game machine.
  • Examples include a frame, a mobile phone, a portable game machine, a portable information terminal, and a sound reproducing device.
  • the electronic device to which one embodiment of the present invention is applied can be incorporated along a plane or a curved surface of an inner wall or an outer wall of a house or a building, an interior or an exterior of an automobile, or the like.
  • FIG. 20A is a diagram illustrating an appearance of the camera 8000 with the viewfinder 8100 attached.
  • the camera 8000 includes a housing 8001, a display portion 8002, operation buttons 8003, a shutter button 8004, and the like.
  • the camera 8000 is attached with a detachable lens 8006.
  • the lens 8006 and the housing may be integrated.
  • the camera 8000 can capture an image by pressing a shutter button 8004 or touching a display portion 8002 that functions as a touch panel.
  • the housing 8001 has a mount having electrodes, and can be connected to a strobe device or the like in addition to the finder 8100.
  • the finder 8100 includes a housing 8101, a display portion 8102, a button 8103, and the like.
  • the housing 8101 is attached to the camera 8000 by a mount that engages with the mount of the camera 8000.
  • the viewfinder 8100 can display a video or the like received from the camera 8000 on the display portion 8102.
  • the button 8103 has a function as a power button or the like.
  • the display device of one embodiment of the present invention can be applied to the display portion 8002 of the camera 8000 and the display portion 8102 of the finder 8100.
  • a camera 8000 with a built-in finder may be used.
  • FIG. 20B is a diagram showing the appearance of the head mounted display 8200.
  • the head mounted display 8200 includes a mounting portion 8201, a lens 8202, a main body 8203, a display portion 8204, a cable 8205, and the like.
  • a battery 8206 is built in the mounting portion 8201.
  • the cable 8205 supplies power from the battery 8206 to the main body 8203.
  • a main body 8203 includes a wireless receiver and the like, and can display received video information on a display portion 8204.
  • the main body 8203 includes a camera, and can use information on the movement of the user's eyeballs and eyelids as input means.
  • the mounting portion 8201 may have a function of recognizing the line of sight by providing a plurality of electrodes that can detect a current flowing along with the movement of the user's eyeball at a position touching the user. Moreover, you may have a function which monitors a user's pulse with the electric current which flows into the said electrode.
  • the wearing unit 8201 may include various sensors such as a temperature sensor, a pressure sensor, and an acceleration sensor, and the function of displaying the user's biological information on the display unit 8204 and the movement of the user's head. It may have a function of changing the video displayed on the display portion 8204 in accordance with the above.
  • the display device of one embodiment of the present invention can be applied to the display portion 8204.
  • FIG. 20C, 20D, and 20E are views showing the appearance of the head mounted display 8300.
  • FIG. The head mounted display 8300 includes a housing 8301, a display portion 8302, a band-shaped fixture 8304, and a pair of lenses 8305.
  • the user can visually recognize the display on the display portion 8302 through the lens 8305.
  • the display portion 8302 be provided in a curved shape because the user can feel high presence. Further, by viewing another image displayed in a different area of the display portion 8302 through the lens 8305, three-dimensional display using parallax or the like can be performed.
  • the present invention is not limited to the configuration in which one display unit 8302 is provided, and two display units 8302 may be provided, and one display unit may be arranged for one eye of the user.
  • the display device of one embodiment of the present invention can be applied to the display portion 8302. Since the display device including the semiconductor device of one embodiment of the present invention has extremely high definition, the pixel is not visually recognized by the user even when the display device is enlarged using the lens 8305 as illustrated in FIG. More realistic video can be displayed.
  • An electronic device illustrated in FIGS. 21A to 21G includes a housing 9000, a display portion 9001, a speaker 9003, operation keys 9005 (including a power switch or an operation switch), a connection terminal 9006, a sensor 9007 (force , Displacement, position, velocity, acceleration, angular velocity, rotation speed, distance, light, liquid, magnetism, temperature, chemical, voice, time, hardness, electric field, current, voltage, power, radiation, flow rate, humidity, gradient, vibration , Including a function of measuring odor or infrared light), a microphone 9008, and the like.
  • the electronic devices illustrated in FIGS. 21A to 21G have various functions. For example, a function for displaying various information (still images, moving images, text images, etc.) on the display unit, a touch panel function, a function for displaying a calendar, date or time, a function for controlling processing by various software (programs), A wireless communication function, a function of reading and processing a program or data recorded in a recording medium, and the like can be provided. Note that the functions of the electronic device are not limited to these, and can have various functions.
  • the electronic device may have a plurality of display units.
  • a camera or the like has a function of shooting a still image or a moving image and saving it in a recording medium (externally or built in the camera), a function of displaying the shot image on a display unit, etc. Good.
  • FIGS. 21A to 21G Details of the electronic devices illustrated in FIGS. 21A to 21G will be described below.
  • FIG. 21A is a perspective view showing the television device 9100.
  • the television device 9100 can incorporate a display portion 9001 having a large screen, for example, 50 inches or more, or 100 inches or more.
  • FIG. 21B is a perspective view showing the portable information terminal 9101.
  • the portable information terminal 9101 can be used as a smartphone, for example.
  • the portable information terminal 9101 may include a speaker 9003, a connection terminal 9006, a sensor 9007, and the like.
  • the portable information terminal 9101 can display characters and image information on the plurality of surfaces.
  • FIG. 21B shows an example in which three icons 9050 are displayed. Further, information 9051 indicated by a broken-line rectangle can be displayed on another surface of the display portion 9001.
  • the information 9051 there are notifications of incoming e-mails, SNSs, telephone calls, etc., titles of e-mails, SNSs, etc., sender names, date / time, time, remaining battery level, and antenna reception strength.
  • an icon 9050 or the like may be displayed at a position where the information 9051 is displayed.
  • FIG. 21C is a perspective view showing the portable information terminal 9102.
  • the portable information terminal 9102 has a function of displaying information on three or more surfaces of the display portion 9001.
  • information 9052, information 9053, and information 9054 are displayed on different planes.
  • the user can check the information 9053 displayed at a position where the portable information terminal 9102 can be observed from above with the portable information terminal 9102 stored in a chest pocket of clothes. The user can confirm the display without taking out the portable information terminal 9102 from the pocket, and can determine whether to receive a call, for example.
  • FIG. 21D is a perspective view showing a wristwatch-type portable information terminal 9200.
  • the portable information terminal 9200 can be used as a smart watch, for example.
  • the display portion 9001 is provided with a curved display surface, and can perform display along the curved display surface.
  • the portable information terminal 9200 can make a hands-free call by communicating with a headset capable of wireless communication, for example.
  • the portable information terminal 9200 can perform data transmission and charging with another information terminal through the connection terminal 9006. Note that the charging operation may be performed by wireless power feeding.
  • FIGS. 21E, 21F, and 21G are perspective views showing a foldable portable information terminal 9201.
  • FIG. FIG. 21E shows a state where the portable information terminal 9201 is expanded
  • FIG. 21G shows a folded state
  • FIG. 21F changes from one of FIGS. 21E and 21G to the other. It is a perspective view of the state in the middle of doing.
  • the portable information terminal 9201 is excellent in portability in the folded state and excellent in display listability due to a seamless wide display area in the expanded state.
  • a display portion 9001 included in the portable information terminal 9201 is supported by three housings 9000 connected by a hinge 9055.
  • the display portion 9001 can be bent with a curvature radius of 1 mm to 150 mm.
  • FIG. 22A shows an example of a television device.
  • a display portion 7500 is incorporated in a housing 7101.
  • a structure in which the housing 7101 is supported by a stand 7103 is shown.
  • the operation of the television device 7100 illustrated in FIG. 22A can be performed with an operation switch included in the housing 7101 or a separate remote controller 7111.
  • the television device 7100 may be operated by applying a touch panel to the display portion 7500 and touching the touch panel.
  • the remote controller 7111 may have a display unit in addition to the operation buttons.
  • the television device 7100 may include a television broadcast receiver and a communication device for network connection.
  • FIG. 22B shows a laptop personal computer 7200.
  • a laptop personal computer 7200 includes a housing 7211, a keyboard 7212, a pointing device 7213, an external connection port 7214, and the like.
  • a display portion 7500 is incorporated in the housing 7211.
  • FIGS. 22C and 22D show examples of digital signage (digital signage).
  • a digital signage 7300 illustrated in FIG. 22C includes a housing 7301, a display portion 7500, a speaker 7303, and the like. Furthermore, an LED lamp, operation keys (including a power switch or an operation switch), a connection terminal, various sensors, a microphone, and the like can be provided.
  • FIG. 22D shows a digital signage 7400 attached to a columnar column 7401.
  • the digital signage 7400 includes a display portion 7500 provided along the curved surface of the pillar 7401.
  • the display unit 7500 As the display unit 7500 is wider, the amount of information that can be provided at a time can be increased, and since it is easily noticeable by humans, for example, the effect of improving the advertising effect of the advertisement is achieved.
  • a touch panel is applied to the display portion 7500 so that a user can operate.
  • it can be used not only for advertising purposes but also for providing information required by the user, such as route information, traffic information, and commercial facility guidance information.
  • the digital signage 7300 or the digital signage 7400 is preferably capable of cooperating with an information terminal 7311 such as a smartphone possessed by the user by wireless communication.
  • the display of the display unit 7500 can be switched by displaying the information of the advertisement displayed on the display unit 7500 on the screen of the information terminal 7311 or operating the information terminal 7311.
  • the digital signage 7300 or the digital signage 7400 can execute a game using the information terminal 7311 as an operation means (controller). Thereby, an unspecified number of users can participate and enjoy the game at the same time.
  • the display device of one embodiment of the present invention can be applied to the display portion 7500 in FIGS.
  • the electronic device of this embodiment includes a display portion
  • one embodiment of the present invention can also be applied to an electronic device that does not have a display portion.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Thin Film Transistor (AREA)
PCT/IB2019/052105 2018-03-29 2019-03-15 半導体装置、および半導体装置の作製方法 Ceased WO2019186315A1 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2020510161A JP7245230B2 (ja) 2018-03-29 2019-03-15 半導体装置、および半導体装置の作製方法
US16/982,182 US11482626B2 (en) 2018-03-29 2019-03-15 Semiconductor device and manufacturing method of semiconductor device
US17/949,632 US12278292B2 (en) 2018-03-29 2022-09-21 Semiconductor device and manufacturing method of semiconductor device
JP2023037708A JP7462087B2 (ja) 2018-03-29 2023-03-10 半導体装置
JP2024047811A JP7686827B2 (ja) 2018-03-29 2024-03-25 半導体装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2018-064931 2018-03-29
JP2018064931 2018-03-29

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US16/982,182 A-371-Of-International US11482626B2 (en) 2018-03-29 2019-03-15 Semiconductor device and manufacturing method of semiconductor device
US17/949,632 Division US12278292B2 (en) 2018-03-29 2022-09-21 Semiconductor device and manufacturing method of semiconductor device

Publications (1)

Publication Number Publication Date
WO2019186315A1 true WO2019186315A1 (ja) 2019-10-03

Family

ID=68059349

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2019/052105 Ceased WO2019186315A1 (ja) 2018-03-29 2019-03-15 半導体装置、および半導体装置の作製方法

Country Status (3)

Country Link
US (2) US11482626B2 (https=)
JP (3) JP7245230B2 (https=)
WO (1) WO2019186315A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11211501B2 (en) * 2019-07-19 2021-12-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
CN111584426B (zh) * 2020-05-14 2023-03-28 深圳市华星光电半导体显示技术有限公司 一种显示面板的制备方法、显示面板及显示装置
CN114514573B (zh) * 2021-07-30 2022-08-09 京东方科技集团股份有限公司 像素电路、驱动方法和显示装置

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080254613A1 (en) * 2007-04-10 2008-10-16 Applied Materials, Inc. Methods for forming metal interconnect structure for thin film transistor applications
US20150205194A1 (en) * 2014-01-17 2015-07-23 Taiwan Semiconductor Manufacturing Company, Ltd. Lithography Mask
JP2015216369A (ja) * 2014-04-23 2015-12-03 株式会社半導体エネルギー研究所 撮像装置
JP2016074580A (ja) * 2014-02-21 2016-05-12 株式会社半導体エネルギー研究所 半導体膜、トランジスタ及び半導体装置、並びに表示装置、電子機器
WO2017085591A1 (ja) * 2015-11-20 2017-05-26 株式会社半導体エネルギー研究所 半導体装置、該半導体装置を有する表示装置、及び該半導体装置を有する電子機器
JP2017112374A (ja) * 2015-12-16 2017-06-22 株式会社半導体エネルギー研究所 トランジスタ、半導体装置、および電子機器
JP2018006734A (ja) * 2016-03-11 2018-01-11 株式会社半導体エネルギー研究所 半導体装置、当該半導体装置の作製方法、及び当該半導体装置を有する表示装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5708910B2 (ja) 2010-03-30 2015-04-30 ソニー株式会社 薄膜トランジスタおよびその製造方法、並びに表示装置
US8936965B2 (en) 2010-11-26 2015-01-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20130087784A1 (en) * 2011-10-05 2013-04-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US9219164B2 (en) * 2012-04-20 2015-12-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with oxide semiconductor channel
CN107591316B (zh) 2012-05-31 2021-06-08 株式会社半导体能源研究所 半导体装置
JP6400336B2 (ja) * 2013-06-05 2018-10-03 株式会社半導体エネルギー研究所 半導体装置
US20150008428A1 (en) 2013-07-08 2015-01-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing semiconductor device
CN111048509B (zh) 2014-03-28 2023-12-01 株式会社半导体能源研究所 半导体装置
US9954112B2 (en) * 2015-01-26 2018-04-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
KR102865410B1 (ko) 2015-02-06 2025-09-26 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제작 방법
WO2017064590A1 (en) 2015-10-12 2017-04-20 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080254613A1 (en) * 2007-04-10 2008-10-16 Applied Materials, Inc. Methods for forming metal interconnect structure for thin film transistor applications
US20150205194A1 (en) * 2014-01-17 2015-07-23 Taiwan Semiconductor Manufacturing Company, Ltd. Lithography Mask
JP2016074580A (ja) * 2014-02-21 2016-05-12 株式会社半導体エネルギー研究所 半導体膜、トランジスタ及び半導体装置、並びに表示装置、電子機器
JP2015216369A (ja) * 2014-04-23 2015-12-03 株式会社半導体エネルギー研究所 撮像装置
WO2017085591A1 (ja) * 2015-11-20 2017-05-26 株式会社半導体エネルギー研究所 半導体装置、該半導体装置を有する表示装置、及び該半導体装置を有する電子機器
JP2017112374A (ja) * 2015-12-16 2017-06-22 株式会社半導体エネルギー研究所 トランジスタ、半導体装置、および電子機器
JP2018006734A (ja) * 2016-03-11 2018-01-11 株式会社半導体エネルギー研究所 半導体装置、当該半導体装置の作製方法、及び当該半導体装置を有する表示装置

Also Published As

Publication number Publication date
JP2023060345A (ja) 2023-04-27
JP2024081709A (ja) 2024-06-18
US20230020210A1 (en) 2023-01-19
US11482626B2 (en) 2022-10-25
US12278292B2 (en) 2025-04-15
JPWO2019186315A1 (ja) 2021-04-15
JP7245230B2 (ja) 2023-03-23
US20210028313A1 (en) 2021-01-28
JP7462087B2 (ja) 2024-04-04
JP7686827B2 (ja) 2025-06-02

Similar Documents

Publication Publication Date Title
JP7344707B2 (ja) 半導体装置の作製方法
JP7344869B2 (ja) 半導体装置の作製方法
JP7642709B2 (ja) 半導体装置
JP7183184B2 (ja) 半導体装置
JP2025137572A (ja) 半導体装置の作製方法
JP7462087B2 (ja) 半導体装置
WO2020089733A1 (ja) 半導体装置
WO2019166925A1 (ja) 半導体装置の作製方法
JP7711267B2 (ja) 半導体装置
JPWO2020089726A1 (ja) 半導体装置
JP2024153637A (ja) 半導体装置
WO2019175708A1 (ja) 半導体装置、および半導体装置の作製方法
JPWO2020012276A1 (ja) 半導体装置
WO2019202430A1 (ja) 半導体装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19776611

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2020510161

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19776611

Country of ref document: EP

Kind code of ref document: A1