Classifications

• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
  • H03M3/00—Conversion of analogue values to or from differential modulation
  • H03M3/30—Delta-sigma modulation
  • H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
  • H03M3/324—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement
  • H03M3/326—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by averaging out the errors
  • H03M3/328—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by averaging out the errors using dither
  • H03M3/33—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by averaging out the errors using dither the dither being a random signal
• • G—PHYSICS
  • G10—MUSICAL INSTRUMENTS; ACOUSTICS
  • G10L—SPEECH ANALYSIS TECHNIQUES OR SPEECH SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING TECHNIQUES; SPEECH OR AUDIO CODING OR DECODING
  • G10L19/00—Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis
  • G10L19/02—Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis using spectral analysis, e.g. transform vocoders or subband vocoders
  • G10L19/03—Spectral prediction for preventing pre-echo; Temporary noise shaping [TNS], e.g. in MPEG2 or MPEG4
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
  • H03L7/00—Automatic control of frequency or phase; Synchronisation
  • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
  • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
  • H03L7/00—Automatic control of frequency or phase; Synchronisation
  • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
  • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
  • H03L7/20—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a harmonic phase-locked loop, i.e. a loop which can be locked to one of a number of harmonically related frequencies applied to it
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
  • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
  • H03M1/004—Reconfigurable analogue/digital or digital/analogue converters
  • H03M1/007—Reconfigurable analogue/digital or digital/analogue converters among different resolutions
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
  • H03M3/00—Conversion of analogue values to or from differential modulation
  • H03M3/30—Delta-sigma modulation
  • H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
  • H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
  • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
  • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
  • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
  • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
  • H03M7/3002—Conversion to or from differential modulation
  • H03M7/3004—Digital delta-sigma modulation
  • H03M7/3015—Structural details of digital delta-sigma modulators
  • H03M7/302—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
  • H03M7/3024—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
  • H03M7/3026—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
  • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
  • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
  • H03M7/3002—Conversion to or from differential modulation
  • H03M7/3004—Digital delta-sigma modulation
  • H03M7/3015—Structural details of digital delta-sigma modulators
  • H03M7/3031—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path
  • H03M7/3033—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs
  • H03M7/304—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs with distributed feedback, i.e. with feedback paths from the quantiser output to more than one filter stage
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
  • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
  • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
  • H03M7/3002—Conversion to or from differential modulation
  • H03M7/3004—Digital delta-sigma modulation
  • H03M7/3015—Structural details of digital delta-sigma modulators
  • H03M7/3031—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path
  • H03M7/3042—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator being of the error feedback type, i.e. having loop filter stages in the feedback path only
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/02—Transmitters
  • H04B1/04—Circuits
  • H04B1/0475—Circuits with means for limiting noise, interference or distortion
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
  • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
  • H03L2207/50—All digital phase-locked loop
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
  • H03L7/00—Automatic control of frequency or phase; Synchronisation
  • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
  • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
  • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
  • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
  • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
  • H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider

Definitions

• the present disclosure relates to wireless technology, and more specifically to techniques for arbitrary noise shaping in a transmitter to fit a spectral mask, for example, one comprising one or more receive band notches.
• BSs Base Stations
• This noise can exceed target noise levels for one or more reasons, such as exceeding target ACLR(s) (Adjacent Channel Leakage Ratio(s)), exceeding target noise in Rx (Receive) band(s), exceeding target noise for out-of-band emissions, etc.
• target noise levels can be employed to ensure that the transmitter design meets or exceeds a spectral mask that incorporates these targets.
• FIG. 1 is a block diagram illustrating an example user equipment (UE) useable in connection with various aspects described herein.
• UE user equipment
• FIG. 2 is a block diagram illustrating example components of a Base Station (BS) device (e.g., eNB, gNB, etc.) that can be employed in connection with various aspects discussed herein.
• BS Base Station
• FIG. 3 is a diagram illustrating an example of an arbitrary noise shape spectrum that can be met via noise shaping techniques discussed herein.
• FIG. 4 is a pair of diagrams illustrating a comparison between (idealized) conventional noise shaping techniques based on floor noise with flat quantization noise and quantization noise from noise shaping techniques discussed herein.
• FIG. 5 is an example graph showing the result of applying noise shaping according to aspects discussed herein to a three carrier signal.
• FIG. 6 is a block diagram of a first example noise shaper that can be employed to shape noise to meet an arbitrary spectral mask, according to various aspects discussed herein.
• FIG. 7 illustrates a pair of block diagrams showing a first example two stage noise shaper and a second example two stage noise shaper, each of which can be employed as a noise shaping filter in a communication device of a wireless
• a communication system e.g., a UE or a BS
• a UE e.g., a UE or a BS
• FIG. 8 illustrates a pair of example graphs that depict the result of applying DAC nonlinearity compensation techniques according to aspects discussed herein.
• FIG. 9 illustrates three block diagrams showing various implementations of a pyramid encoder that can be employed as a noise shaper according to various aspects discussed herein.
• FIG. 10 illustrates a flow diagram of an example method of generating a noise shaped signal according to various aspects described herein.
• a component can be a processor (e.g., a microprocessor, a controller, or other processing device), a process running on a processor, a controller, an object, an executable, a program, a storage device, a computer, a tablet PC and/or a user equipment (e.g., mobile phone, etc.) with a processing device.
• a processor e.g., a microprocessor, a controller, or other processing device
• a process running on a processor e.g., a microprocessor, a controller, or other processing device
• an object e.g., an executable, a program
• a storage device e.g., a computer, a tablet PC and/or a user equipment (e.g., mobile phone, etc.) with a processing device.
• an application running on a server and the server can also be a component.
• One or more components can reside within a process, and a component can be localized on one computer and/or
• a set of elements or a set of other components can be described herein, in which the term "set” can be interpreted as “one or more.”
• these components can execute from various computer readable storage media having various data structures stored thereon such as with a module, for example.
• the components can communicate via local and/or remote processes such as in accordance with a signal having one or more data packets (e.g., data from one component interacting with another component in a local system, distributed system, and/or across a network, such as, the Internet, a local area network, a wide area network, or similar network with other systems via the signal).
• a component can be an apparatus with specific functionality provided by mechanical parts operated by electric or electronic circuitry, in which the electric or electronic circuitry can be operated by a software application or a firmware application executed by one or more processors.
• the one or more processors can be internal or external to the apparatus and can execute at least a part of the software or firmware application.
• a component can be an apparatus that provides specific functionality through electronic components without mechanical parts; the electronic components can include one or more processors therein to execute software and/or firmware that confer(s), at least in part, the functionality of the electronic components.
• circuitry may refer to, be part of, or include an Application Specific Integrated Circuit (ASIC), an electronic circuit, a processor (shared, dedicated, or group), and/or memory (shared, dedicated, or group) that execute one or more software or firmware programs, a combinational logic circuit, and/or other suitable hardware components that provide the described functionality.
• ASIC Application Specific Integrated Circuit
• the circuitry may be implemented in, or functions associated with the circuitry may be implemented by, one or more software or firmware modules.
• circuitry may include logic, at least partially operable in hardware.
• FIG. 1 illustrates, for one embodiment, example components of a User Equipment (UE) device 100.
• the UE device 100 may include application circuitry 102, baseband circuitry 104, Radio Frequency (RF) circuitry 106, front-end module (FEM) circuitry 108 and one or more antennas 1 10, coupled together at least as shown.
• RF Radio Frequency
• FEM front-end module
• the application circuitry 102 may include one or more application processors.
• the application circuitry 102 may include circuitry such as, but not limited to, one or more single-core or multi-core processors.
• the processor(s) may include any combination of general-purpose processors and dedicated processors (e.g., graphics processors, application processors, etc.).
• the processors may be coupled with and/or may include memory/storage and may be configured to execute instructions stored in the memory/storage to enable various applications and/or operating systems to run on the system.
• the baseband circuitry 104 may include circuitry such as, but not limited to, one or more single-core or multi-core processors.
• the baseband circuitry 104 may include one or more baseband processors and/or control logic to process baseband signals received from a receive signal path of the RF circuitry 106 and to generate baseband signals for a transmit signal path of the RF circuitry 106.
• Baseband processing circuity 104 may interface with the application circuitry 102 for generation and processing of the baseband signals and for controlling operations of the RF circuitry 106.
• the baseband circuitry 104 may include a second generation (2G) baseband processor 104a, third generation (3G) baseband processor 104b, fourth generation (4G) baseband processor 104c, and/or other baseband processor(s) 104d for other existing generations, generations in development or to be developed in the future (e.g., fifth generation (5G), 6G, etc.).
• the baseband circuitry 104 e.g., one or more of baseband processors 104a-d
• the radio control functions may include, but are not limited to, signal modulation/demodulation, encoding/decoding, radio frequency shifting, etc.
• modulation/demodulation circuitry of the baseband circuitry 104 may include Fast-Fourier Transform (FFT), precoding, and/or constellation
• encoding/decoding circuitry of the baseband circuitry 104 may include convolution, tail-biting convolution, turbo, Viterbi, and/or Low Density Parity Check (LDPC) encoder/decoder functionality.
• LDPC Low Density Parity Check
• Embodiments of modulation/demodulation and encoder/decoder functionality are not limited to these examples and may include other suitable functionality in other embodiments.
• the baseband circuitry 104 may include elements of a protocol stack such as, for example, elements of an evolved universal terrestrial radio access network (EUTRAN) protocol including, for example, physical (PHY), media access control (MAC), radio link control (RLC), packet data convergence protocol (PDCP), and/or radio resource control (RRC) elements.
• EUTRAN evolved universal terrestrial radio access network
• a central processing unit (CPU) 104e of the baseband circuitry 104 may be configured to run elements of the protocol stack for signaling of the PHY, MAC, RLC, PDCP and/or RRC layers.
• the baseband circuitry may include one or more audio digital signal processor(s) (DSP) 104f.
• the audio DSP(s) 104f may include elements for
• compression/decompression and echo cancellation may include other suitable processing elements in other embodiments.
• Components of the baseband circuitry may be suitably combined in a single chip, a single chipset, or disposed on a same circuit board in some embodiments.
• some or all of the constituent components of the baseband circuitry 104 and the application circuitry 102 may be implemented together such as, for example, on a system on a chip (SOC).
• SOC system on a chip
• the baseband circuitry 104 may provide for communication compatible with one or more radio technologies.
• the baseband circuitry 104 may support communication with an evolved universal terrestrial radio access network (EUTRAN) and/or other wireless metropolitan area networks (WMAN), a wireless local area network (WLAN), a wireless personal area network (WPAN).
• EUTRAN evolved universal terrestrial radio access network
• WMAN wireless metropolitan area networks
• WLAN wireless local area network
• WPAN wireless personal area network
• multi-mode baseband circuitry Embodiments in which the baseband circuitry 104 is configured to support radio communications of more than one wireless protocol.
• RF circuitry 106 may enable communication with wireless networks using modulated electromagnetic radiation through a non-solid medium.
• the RF circuitry 106 may include switches, filters, amplifiers, etc. to facilitate the communication with the wireless network.
• RF circuitry 106 may include a receive signal path which may include circuitry to down-convert RF signals received from the FEM circuitry 108 and provide baseband signals to the baseband circuitry 104.
• RF circuitry 106 may also include a transmit signal path which may include circuitry to up-convert baseband signals provided by the baseband circuitry 1 04 and provide RF output signals to the FEM circuitry 108 for transmission.
• the RF circuitry 106 may include a receive signal path and a transmit signal path.
• the receive signal path of the RF circuitry 106 may include mixer circuitry 1 06a, either as multiplication of signals or as a sampling of the signal, amplifier circuitry 106b and filter circuitry 106c.
• the transmit signal path of the RF circuitry 106 may include filter circuitry 106c and mixer circuitry 106a.
• RF circuitry 1 06 may also include synthesizer circuitry 1 06d for synthesizing a frequency for use by the mixer circuitry 1 06a of the receive signal path and the transmit signal path.
• the mixer circuitry 106a of the receive signal path may be configured to down-convert RF signals received from the FEM circuitry 108 based on the synthesized frequency provided by synthesizer circuitry 106d.
• the amplifier circuitry 106b may be configured to amplify the down-converted signals and the filter circuitry 106c may be a low-pass filter (LPF) or band-pass filter (BPF) configured to remove unwanted signals from the down-converted signals to generate output baseband signals.
• LPF low-pass filter
• BPF band-pass filter
• Output baseband signals may be provided to the baseband circuitry 104 for further processing.
• the output baseband signals may be zero-frequency baseband signals, although this is not a requirement.
• mixer circuitry 1 06a of the receive signal path may comprise passive mixers, although the scope of the embodiments is not limited in this respect.
• the mixer circuitry 106a of the transmit signal path may be configured to up-convert input baseband signals based on the synthesized frequency provided by the synthesizer circuitry 106d to generate RF output signals for the FEM circuitry 108.
• the baseband signals may be provided by the baseband circuitry 104 and may be filtered by filter circuitry 1 06c.
• the filter circuitry 1 06c may include a low-pass filter (LPF), although the scope of the embodiments is not limited in this respect.
• the mixer circuitry 106a of the receive signal path and the mixer circuitry 106a of the transmit signal path may include two or more mixers and may be arranged for quadrature down conversion and/or up conversion respectively.
• the mixer circuitry 106a of the receive signal path and the mixer circuitry 106a of the transmit signal path may include two or more mixers and may be arranged for image rejection (e.g., Hartley image rejection).
• the mixer circuitry 1 06a of the receive signal path and the mixer circuitry 106a may be arranged for direct down conversion and/or direct up conversion, respectively.
• the mixer circuitry 106a of the receive signal path and the mixer circuitry 106a of the transmit signal path may be configured for super-heterodyne operation.
• the output baseband signals and the input baseband signals may be analog baseband signals, although the scope of the embodiments is not limited in this respect.
• the output baseband signals and the input baseband signals may be digital baseband signals.
• the RF circuitry 106 may include analog-to-digital converter (ADC) and digital-to-analog converter (DAC) circuitry and the baseband circuitry 104 may include a digital baseband interface to communicate with the RF circuitry 106.
• ADC analog-to-digital converter
• DAC digital-to-analog converter
• a separate radio IC circuitry may be provided for processing signals for each spectrum, although the scope of the
• the synthesizer circuitry 106d may be a fractional-N synthesizer or a fractional N/N+1 synthesizer, although the scope of the embodiments is not limited in this respect as other types of frequency synthesizers may be suitable.
• synthesizer circuitry 106d may be a delta-sigma synthesizer, a frequency multiplier, or a synthesizer comprising a phase-locked loop with a frequency divider.
• the synthesizer circuitry 106d may be configured to synthesize an output frequency for use by the mixer circuitry 106a of the RF circuitry 1 06 based on a frequency input and a divider control input. In some embodiments, the synthesizer circuitry 106d may be a fractional N/N+1 synthesizer.
• frequency input may be provided by a voltage controlled oscillator (VCO), although that is not a requirement.
• VCO voltage controlled oscillator
• Divider control input may be provided by either the baseband circuitry 104 or the applications processor 102 depending on the desired output frequency.
• a divider control input (e.g., N) may be determined from a look-up table based on a channel indicated by the applications processor 1 02.
• Synthesizer circuitry 1 06d of the RF circuitry 106 may include a divider, a delay-locked loop (DLL), a multiplexer and a phase accumulator.
• the divider may be a dual modulus divider (DMD) and the phase accumulator may be a digital phase accumulator (DPA).
• the DMD may be configured to divide the input signal by either N or N+1 (e.g., based on a carry out) to provide a fractional division ratio.
• the DLL may include a set of cascaded, tunable, delay elements, a phase detector, a charge pump and a D-type flip- flop.
• the delay elements may be configured to break a VCO period up into Nd equal packets of phase, where Nd is the number of delay elements in the delay line.
• Nd is the number of delay elements in the delay line.
• synthesizer circuitry 1 06d may be configured to generate a carrier frequency as the output frequency, while in other embodiments, the output frequency may be a multiple of the carrier frequency (e.g., twice the carrier frequency, four times the carrier frequency) and used in conjunction with quadrature generator and divider circuitry to generate multiple signals at the carrier frequency with multiple different phases with respect to each other.
• the output frequency may be a LO frequency (fLO).
• the RF circuitry 106 may include an IQ/polar converter.
• FEM circuitry 108 may include a receive signal path which may include circuitry configured to operate on RF signals received from one or more antennas 1 10, amplify the received signals and provide the amplified versions of the received signals to the RF circuitry 106 for further processing.
• FEM circuitry 108 may also include a transmit signal path which may include circuitry configured to amplify signals for transmission provided by the RF circuitry 106 for transmission by one or more of the one or more antennas 1 1 0.
• the FEM circuitry 108 may include a TX/RX switch to switch between transmit mode and receive mode operation.
• the FEM circuitry may include a receive signal path and a transmit signal path.
• the receive signal path of the FEM circuitry may include a low-noise amplifier (LNA) to amplify received RF signals and provide the amplified received RF signals as an output (e.g., to the RF circuitry 106).
• LNA low-noise amplifier
• the transmit signal path of the FEM circuitry 108 may include a power amplifier (PA) to amplify input RF signals (e.g., provided by RF circuitry 106), and one or more filters to generate RF signals for subsequent transmission (e.g., by one or more of the one or more antennas 1 1 0).
• PA power amplifier
• the UE device 100 may include additional elements such as, for example, memory/storage, display, camera, sensor, and/or input/output (I/O) interface.
• BS Base Station
• the BS device 200 can comprise a digital unit 210 and one or more radio units 220, each of which can be connected to one or more antennas 230,.
• the digital unit 210 can comprise a switch 21 1 , layer 1 (L1 ) signal processing circuitry 21 2, layer 2+ (L2+) packet processing circuitry 21 3, and control and timing circuitry 214.
• the digital unit 210 can perform at least the following functions: (a) Switching (e.g., via switch 21 1 ) between various radio units (on cell towers or roof tops), and various baseband cards, in the digital unit; (b) Layer 1 signal processing (e.g., via L1 signal processing circuitry 212), performing the modulation/demodulation and forward error correction functions of actual waveforms to be transmitted on different RF carriers and bands; (c) Layer 2 scheduling of users (e.g., via L2+ packet processing circuitry 21 3); (d) Layer 2 / layer 3 packet processing (e.g., via L2+ packet processing circuitry 21 3); (e) Control plane processing and timing / synchronization (e.g., via control and timing circuitry 214); and (f) Encryption of packets going into
• Each radio unit 220 can comprise DFE (Digital Front End) signal processing circuitry 221 , one or more digital to analog converters (DACs) 222 associated with transmit chain(s), one or more analog to digital converters (ADCs) 223 associated with receive chain(s), optional RF (Radio Frequency) transmit circuitry 224 associated with transmit chain(s), optional RF (Radio Frequency) receive circuitry 225 associated with receive chain(s), and RF FE (Front End) circuitry 226.
• the digital unit 210 can perform at least the following functions: (a) Digital front-end (DFE) signal processing (perform digital IF carrier combining, crest factor reduction, digital pre-distortion of Power
• Amplifiers (e.g., via DFE signal processing circuitry 221 ); (b) Digital to Analog and Analog to Digital conversion (e.g., via DACs 222 and ADCs 223); (c) RF mixing (i.e. modulation), and RF frequency synthesizers; (d) RF Front-end functions: power amplifiers (PA), low-noise amplifiers (LNA), Variable gain amplifiers (VGA), filters, switches (TDD) or duplexers (FDD) (e.g., via RF front end circuitry 226).
• PA power amplifiers
• LNA low-noise amplifiers
• VGA Variable gain amplifiers
• FDD duplexers
• the RF signal can be fed to antennas 230, from radio unit(s) 220, the RF signal can be fed to antennas 230,.
• antennas are external, and there is an industry effort to develop Active antenna systems (AAS) with integrated RF and antenna arrays, for example, for 5G.
• AAS Active antenna systems
• noise shaper as described herein can be employed to generate a spectral mask that meets one or more noise thresholds. These noise thresholds can be associated with one or more ACLRs, one or more Rx bands, out-of-band emission targets (e.g., based on legal/regulatory guidance), etc.
• Rx bands can be for a receiver of the same radio technology or other technology (e.g. cellular transmitter noise into own receive band, GPS (global positioning system) receiver, WiFi received signal, etc.).
• a receiver of the same radio technology or other technology e.g. cellular transmitter noise into own receive band, GPS (global positioning system) receiver, WiFi received signal, etc.
• eNB Evolved Universal Terrestrial Radio Access Network (E-UTRAN) Node B
• Evolved Node B Evolved Node B
• gNB next Generation NodeB, g NodeB
• this arbitrary out-of-band noise shaping can include a number of Rx notches (e.g., one or more Rx notches (e.g., 2, etc.) for carrier aggregation or for receive bands of other systems). These notches can be designed to have a precise shape, which can include an arbitrary BW (bandwidth).
• noise shaping according to embodiments discussed herein can be performed in such a way that the Rx noise level can be maintained the same for various DAC resolutions, for example, from 8b to 10b.
• an arbitrary spectral mask can be met with front- end filtering that is less stringent than conventional systems, and/or a transmit DAC having lesser resolution than conventional systems, either (or both) of which can reduce complexity and cost.
• a digital implementation can be employed (e.g., which can be multiplier-less and can employ a LUT (Look-Up Table)), which can shape the noise to any arbitrary shape.
• filter taps of a noise shaping filter employed in various aspects can be pre-computed in the frequency domain to design the inverse of a target shape for filter synthesis from which the impulse response can be derived, which can allow for a highly controlled response in both the Tx band and Rx band(s). The filter tap values can then be calculated in the time domain based on the pre-computed frequency domain shape.
• techniques discussed herein can be employed in a transmitter that can be designed to meet a spectral mask that meets various conditions in terms of one or more of ACLR, noise in Rx band(s), out-of-band emissions, etc.
• a noise shaping filter according to aspects discussed herein can be the inverse of that spectrum
• noise shaping techniques discussed herein can be employed in a transmitter that can be designed to meet a spectral mask that meets various conditions in terms of one or more of ACLR, noise in Rx band(s), out-of-band emissions, etc.
• FIG. 3 illustrated is an example of an arbitrary noise shape spectrum (e.g., wherein a noise shaping filter according to aspects discussed herein can be the inverse of that spectrum) that can be met via noise shaping techniques discussed herein.
• FIG. 3 illustrates a specific noise spectrum shape as an example, in various aspects discussed herein, the relative attenuation of the different bands, their positions, widths and transition sharpness in the frequency domain can be arbitrarily selected.
• FIG. 3 illustrates one example of a spectral mask showing various conditions that can be satisfied via noise shaping techniques discussed herein.
• the spectral mask of FIG. 3 shows example DRs (Dynamic Ranges, differences between the signal and noise power spectrum level) defined in various BWs (bandwidths) around certain frequencies and for a system BW around the baseband signal and at other out-of-band locations.
• DRs Dynamic Ranges, differences between the signal and noise power spectrum level
• BWs bandwidths
• FIG. 3 shows a specific spectral mask for the purposes of illustration, techniques discussed herein can be employed for noise shaping to satisfy an arbitrary spectral mask.
• noise shaping techniques discussed herein can be employed to perform noise shaping of the noise of a Tx (transmit) signal to meet various spectral shape characteristics of a spectral mask.
• frequency regions outside of a bandwidth for a Tx signal can have a noise (e.g., magnitude in dB, etc.) below a first noise threshold for out-of-band noise (e.g., as shown by DR 0 OB in FIG. 4), such that both out-of-band noise is below the first noise threshold, and noise within a system bandwidth (BW syst em) but outside of the BWsignai can also be at or below the first noise threshold.
• a noise e.g., magnitude in dB, etc.
• a first noise threshold for out-of-band noise e.g., as shown by DR 0 OB in FIG. 4
• one or more frequency regions can have a noise below one or more additional noise thresholds lower that are than the first noise threshold, while other frequency regions can have a noise above the one or more additional noise thresholds (but below the first noise threshold).
• Tx noise in a system bandwidth BW syst em
• BW syst em can have a noise that is below a second noise threshold (e.g., S sys tem) in regions of the system bandwidth other than those used for the Tx signal, for example, to keep ACLR to acceptable levels.
• one or more bandpass regions e.g., of the same or different bandwidths, e.g., as shown in FIGS.
• 3 and 4 can be defined (e.g., that can be associated with Rx bands at the BS or UE employing aspects discussed herein), each of which can have an associated threshold (e.g., which can be the same or different, e.g., as shown in FIGS. 3 and 4), such that Tx noise in one or more Rx bands (e.g., for Rx bands employed by the UE or BS that generates the Tx signal) can have a noise at or below the associated threshold.
• an associated threshold e.g., which can be the same or different, e.g., as shown in FIGS. 3 and 4
• the difference between the first threshold (for out-of-band noise) and the associated threshold(s) (for Rx band notches or one or more bandpass regions) can be any of a variety of attenuation values discussed herein or shown in the attached Figures (e.g., 40dB, or lesser, or greater, such as values shown in FIG. 3).
• FIG. 5 illustrated is an example graph showing the result of applying noise shaping according to aspects discussed herein to a three carrier signal.
• the signals shown in FIG. 5 are the 20MHz LTE carriers centered at 805, 1840 and 2655 MHz (inside LTE downlink bands B20, B3, and B7, respectively).
• Plot 502 shows the power spectrum based on applying a 6 bit DAC with noise shaping according to various aspects discussed herein
• plot 504 shows the power spectrum for a 6 bit ideal DAC
• plot 506 shows the power spectrum for a 10 bit ideal DAC.
• techniques discussed herein can facilitate noise shaping to meet a given spectral mask via a lower resolution DAC than conventional techniques.
• noise shaper 610 can be employed to shape noise to meet an arbitrary spectral mask, according to various aspects discussed herein.
• noise shaper 610 can be any of a variety of types of noise shapers, such as a delta-sigma, a pyramid encoder as described herein, etc.
• filter taps of noise shaper 610 can be pre- computed in the frequency domain to design the inverse of a target shape for filter synthesis from which the impulse response can be derived, which can allow for a highly controlled response in both the Tx band and Rx band(s).
• the filter tap values can then be calculated in the time domain based on the pre-computed frequency domain shape.
• noise shaper 610 can generate, from a given input signal x q (e.g., a transmit signal to be transmitted by a transmitter employing noise shaper 610), a noise-shaped output signal y q (e.g., a noise shaped transmit signal to be transmitted by a transmitter employing noise shaper 610) that meets a spectral mask associated with the design of noise shaper 610.
• a given input signal x q e.g., a transmit signal to be transmitted by a transmitter employing noise shaper 610
• a noise-shaped output signal y q e.g., a noise shaped transmit signal to be transmitted by a transmitter employing noise shaper 610
• noise shaper 610 can be a single stage noise shaper, while in other aspects, noise shaper 610 can be a multi-stage (e.g., of two or more stages, such as the two-stage noise shapers discussed below in connection with FIG. 7).
• B p LSB Least Significant Bits
• B c and B p which can be positive integers
• FIG. 7 illustrated is a pair of block diagrams of a first example two stage noise shaper 700 and second example two stage noise shaper 750, each of which can be employed as a noise shaping filter in a communication device of a wireless communication system (e.g., a UE or a BS), according to various aspects discussed herein.
• Example apparatus 700 can comprise a quantizer 710 (e.g., which can be a conventional or proprietary quantizer, etc.), a noise shaper (e.g., single stage) 720 (e.g., which can be of any type, such as a delta-sigma or pyramid as described in greater detail herein), and adders 730i, which can provide a noise shaped input to saturation circuitry 740, which can provide an output signal y q via saturation arithmetic to a DAC.
• a quantizer 710 e.g., which can be a conventional or proprietary quantizer, etc.
• a noise shaper e.g., single stage
• adders 730i which can provide a noise shaped input to saturation circuitry 740, which can provide an output signal y q via saturation arithmetic to a DAC.
• B p ⁇ B c , which can take advantage of the effect of the attenuation in the system and notch bands.
• Bp relates to a two-notch spectral mask such as that shown in FIGS. 3-5, similar results can be shown for other spectral masks.
• Quantizer 710 can output at c q the B c MSB (most significant bits) of a B y bit quantization of the input x q (e.g., which can be a floating point signal, or a B x bit signal, where B x can be > B y ).
• Adder 730i can subtract quantizer 71 0 output signal c q from transmit signal x q to provide input signal e q (which can comprise the B p LSB of a B y bit quantization of signal x q ) to noise shaper 720 (e.g., delta-sigma, pyramid encoder, etc.).
• Noise shaper 720 can perform noise shaping on signal e q to generate a noise shaped output signal p q , which can be combined by adder 730 2 to generate an output signal y q as a B y bit version of signal x q with noise shaping of the B p LSB.
• the split in the B c bits for the quantizer 710 and the B p bits for noise shaper 720 can depend on the filter properties. For example, a smaller B p can allow for lower complexity, and thus can be advantageous (especially in UE embodiments). As can be seen in Table 1 , below, for medium attenuation (e.g., 40dB), 3 level noise shaper quantization is possible:
• Table 1 Example Values of B c and B p for Different Attenuations NSF attenuation DAC bits (B c + B p ) e B p
• the dynamic range of the quantizer 71 0 and noise shaper 720 can overlap by at least one bit (e.g., the n LSB of the quantizer 710 and the n MSB of the noise shaper 720, wherein n > 1 ).
• the noise shaper 720 can have 2 B v + l levels. Noise added through this overlap can be removed by saturation circuitry 740.
• B c can equal B y
• the dynamic range of the quantizer 710 and noise shaper 720 can overlap by B p bits.
• Table 2 Example Bit Values for x q , c q , e q , p q , c q + p q , and y q
• Example apparatus 750 can comprise the components discussed in connection with example apparatus 700, and can additionally comprise a DAC (Digital- to-Analog Converter) model 712.
• DAC Digital- to-Analog Converter
• One feature of noise shaping techniques employing a 2 stage noise shaper is that it is amenable to compensation of DAC nonlinearity.
• DAC model 712 By including a model of the DAC response (for example in the form of a Look Up Table) such as DAC model 712 at the output of the Quantizer 710, the nonlinear error associated with the B c MSBs can be noise shaped in a similar way to the quantization noise shaped by noise shaper 720. This method is effective when B c » B p .
• Graph 800 shows a signal without DAC compensation
• similar techniques can be used in the presence of dynamic nonlinearity.
• FIG. 9 illustrated are three example implementations of a pyramid encoder that can be employed as noise shaper 720, example encoders 900, 902, and 904, according to various aspects discussed herein.
• Each example encoder 902, 904, and 906 can receive a signal, e, at an initial delay element 940N of a set of delay elements that can provide an output to an initial adder 930N-I of a transversal, filter-like chain of adders.
• Adders 930 can combine an associated first received signal (e.g., input e, a signal from a previous delay element 940, +1 ) with an associated second received signal (e.g., a noise shaping filter tap signal h,), and can output an associated combined signal. All adders 930, other than a final adder 930i can output the associated combined signal to a next delay element 940,.
• an associated first received signal e.g., input e, a signal from a previous delay element 940, +1
• an associated second received signal e.g., a noise shaping filter tap signal h
• the final adder 930i can output its associated combined signal to a component that can vary based on the embodiment. For example, in embodiments 900 and 902, the final adder 930i can output its associated combined signal to rounding circuitry 91 0.
• rounding circuitry 910 can provide an output signal s as an output of the noise shaper 720, which can be received as an input for regfiles 922, that can generate the tap signals h, based on the received signal s.
• rounding circuitry 910 can provide an output signal ILUT to a LUT (Look-Up Table) 920 that can correspond to or implement the regfiles 922, and can generate the tap signals hi and output signal s.
• the noise shaper 720 can operate a decimated rate while producing noise shaped digital symbols s(k) at an oversampled rate (this can reduces the operating clock frequency of the encoder).
• the coefficients of the prototype noise shaping filter e.g., h,, etc.
• the inner product of codewords by these filter taps can be stored in a look-up table.
• each of the pyramid encoder embodiments of the noise shaper 720 can be multiplier-less.
• the modulator can operate at the full rate.
• the response of the filter can be created in the frequency domain.
• the implementation complexity can be proportional to the number of taps in the noise shaping filter, which depends on selectivity and sharpness of the filter.
• the coefficients h(k) of the noise shaping filter can be computed.
• smoother transitions can be created, such as in FIG. 5.
• method 1000 can be performed at a transmitter (e.g., of a mobile device such as a UE or an access point such as an eNB or a gNB, etc.).
• a machine readable medium can store instructions associated with method 1000 that, when executed, can cause a transmitter to perform the acts of method 1000.
• a filter input signal x q can be received (e.g., floating point or high resolution (B x bits, etc.)).
• noise shaping can be applied to the input signal x q to generate a noise shaped output signal y q that conforms to a given spectral mask.
• method 1000 can include one or more other acts described herein in connection with noise shaping techniques discussed herein.
• Examples herein can include subject matter such as a method, means for performing acts or blocks of the method, at least one machine-readable medium including executable instructions that, when performed by a machine (e.g., a processor with memory, an application-specific integrated circuit (ASIC), a field programmable gate array (FPGA), or the like) cause the machine to perform acts of the method or of an apparatus or system for concurrent communication using multiple communication technologies according to embodiments and examples described.
• a machine e.g., a processor with memory, an application-specific integrated circuit (ASIC), a field programmable gate array (FPGA), or the like
• Example 1 is an apparatus configured to be employed within a transmitter, comprising: a noise shaper configured to: receive an input signal x q ; and apply noise shaping to the input signal x q to generate a noise shaped output signal y q , wherein an in-band noise of the noise shaped output signal y q is below an in-band noise threshold of a spectral mask associated with the noise shaper, wherein an out-of-band noise of the noise shaped output signal y q is below an out-of-band noise threshold of the spectral mask, and wherein a noise of the output signal y q in each of a plurality of bandpass regions is below an associated noise threshold for that bandpass region of the spectral mask.
• a noise shaper configured to: receive an input signal x q ; and apply noise shaping to the input signal x q to generate a noise shaped output signal y q , wherein an in-band noise of the noise shaped output signal y q is below an in-band noise
• Example 2 comprises the subject matter of any variation of any of example(s) 1 , wherein the noise shaper is configured to compensate for DAC (Digital-to-Analog Converter) nonlinearities in the input signal x q .
• DAC Digital-to-Analog Converter
• Example 3 comprises the subject matter of any variation of any of example(s) 1 -2, wherein the noise shaper is further configured to employ delta-sigma modulation to apply noise shaping to the input signal x q .
• Example 4 comprises the subject matter of any variation of any of example(s) 1 -2, wherein the noise shaper is further configured to employ pyramid encoding to apply noise shaping to the input signal x q .
• Example 5 comprises the subject matter of any variation of any of example(s) 4, wherein the noise shaper comprises: a pyramid encoder configured to receive a signal e q comprising the B p LSB (least significant bits) of the input signal x q and to generate a B p bit noise-shaped signal p q based on the signal e q and a plurality of filter taps of the pyramid encoder; and an adder configured to add the B p bit noise-shaped signal p q to a B c bit signal c q comprising the B c MSB (most significant bits) of the transmit signal to generate a combined signal c q +p q , wherein the noise shaper is configured to generate the noise shaped output signal y q based on the combined signal
• Example 6 comprises the subject matter of any variation of any of example(s) 5, wherein the noise shaper further comprises saturation circuitry configured to apply saturation arithmetic to the combined signal c q +p q to generate the noise shaped output signal y q .
• Example 7 comprises the subject matter of any variation of any of example(s) 5, wherein the B p bit noise-shaped signal p q and the B c bit signal c q overlap by at least one bit.
• Example 8 comprises the subject matter of any variation of any of example(s) 1 -2, wherein the out-of-band noise for at least a portion of an out-of-band region of the noise shaped output signal y q is above the associated noise threshold for each bandpass region of the spectral mask.
• Example 9 comprises the subject matter of any variation of any of example(s) 1 -2, wherein the noise shaper is configured to apply noise shaping to the input signal x q via a plurality of filter taps.
• Example 10 comprises the subject matter of any variation of any of example(s) 9, wherein the noise shaper is configured to generate the filter taps based on a look-up table of pre-computed values for the plurality of filter taps.
• Example 1 1 comprises the subject matter of any variation of any of example(s) 9, wherein the noise shaper is configured to generate the filter taps based on a M-level quantizer, wherein M is greater than or equal to 3.
• Example 12 comprises the subject matter of any variation of any of example(s) 5-6, wherein the B p bit noise-shaped signal p q and the B c bit signal c q overlap by at least one bit.
• Example 13 comprises the subject matter of any variation of any of example(s) 1 -6 or 12, wherein the out-of-band noise for at least a portion of an out-of- band region of the noise shaped output signal y q is above the associated noise threshold for each bandpass region of the spectral mask.
• Example 14 comprises the subject matter of any variation of any of example(s) 1 -6 or 12-13, wherein the noise shaper is configured to apply noise shaping to the input signal x q via a plurality of filter taps.
• Example 15 is an apparatus configured to be employed within a transmitter, comprising: a quantizer configured to receive a signal x q and to generate a B c bit signal Cq, wherein B c is a positive integer; a first adder configured to subtract the B c bit signal Cq from the signal x q to generate a difference signal e q ; a noise shaper configured to receive the difference signal e q and to generate a noise-shaped B p bit signal p q , wherein Bp is a positive number less than B c ; and a second adder configured to combine the B c bit signal c q and the noise-shaped B p bit signal p q to generate a noise shaped B y bit signal c q +p q , wherein B y is a positive integer greater than B c .
• Example 16 comprises the subject matter of any variation of any of example(s) 15, further comprising saturation circuitry configured to receive the noise shaped B y bit signal c q +p q and to generate a saturated noise shaped B y bit signal y q .
• Example 17 comprises the subject matter of any variation of any of example(s) 15, further comprising a DAC (Digital-to-Analog Converter) model configured to compensate for DAC nonlinearities in the input signal x q .
• DAC Digital-to-Analog Converter
• Example 18 comprises the subject matter of any variation of any of example(s) 15-17, wherein the noise shaper is further configured to employ delta-sigma modulation to apply noise shaping to the input signal x q .
• Example 19 comprises the subject matter of any variation of any of example(s) 15-17, wherein the noise shaper is further configured to employ pyramid encoding to apply noise shaping to the input signal x q .
• Example 20 comprises the subject matter of any variation of any of example(s) 15-16, further comprising a DAC (Digital-to-Analog Converter) model configured to compensate for DAC nonlinearities in the input signal x q .
• DAC Digital-to-Analog Converter
• Example 21 comprises the subject matter of any variation of any of example(s) 15-16 or 20, wherein the noise shaper is further configured to employ delta- sigma modulation to apply noise shaping to the input signal x q .
• Example 22 comprises the subject matter of any variation of any of example(s) 15-16 or 20, wherein the noise shaper is further configured to employ pyramid encoding to apply noise shaping to the input signal x q .
• Example 23 is a machine readable medium comprising instructions that, when executed, cause a transmitter to: receive an input signal x q ; and apply noise shaping to the input signal x q to generate a noise shaped output signal y q , wherein an in-band noise of the noise shaped output signal y q is below an in-band noise threshold of a spectral mask associated with the noise shaper, wherein an out-of-band noise of the noise shaped output signal y q is below an out-of-band noise threshold of the spectral mask, and wherein a noise of the output signal y q in each of a plurality of bandpass regions is below an associated noise threshold for that bandpass region of the spectral mask.
• Example 24 comprises the subject matter of any variation of any of example(s) 23, wherein the instructions, when executed, further cause the transmitter to compensate for DAC (Digital-to-Analog Converter) nonlinearities in the input signal x q .
• DAC Digital-to-Analog Converter
• Example 25 comprises the subject matter of any variation of any of example(s) 23-24, wherein the instructions, when executed, further cause the transmitter to employ delta-sigma modulation to apply noise shaping to the input signal x q .
• Example 26 comprises the subject matter of any variation of any of example(s) 23-24, wherein the instructions, when executed, further cause the transmitter to employ pyramid encoding to apply noise shaping to the input signal x q .
• Example 27 is an apparatus configured to be employed within a transmitter, comprising: means for receiving an input signal x q ; and means for applying noise shaping to the input signal x q to generate a noise shaped output signal y q , wherein an in-band noise of the noise shaped output signal y q is below an in-band noise threshold of a spectral mask associated with the noise shaper, wherein an out-of-band noise of the noise shaped output signal y q is below an out-of-band noise threshold of the spectral mask, and wherein a noise of the output signal y q in each of a plurality of bandpass regions is below an associated noise threshold for that bandpass region of the spectral mask.
• Example 28 comprises the subject matter of any variation of any of example(s) 27, further comprising means for compensating for DAC (Digital-to-Analog Converter) nonlinearities in the input signal x q .
• DAC Digital-to-Analog Converter
• Example 29 comprises the subject matter of any variation of any of example(s) 27-28, wherein the means for applying noise shaping is configured to employ delta-sigma modulation to apply noise shaping to the input signal x q .
• Example 30 comprises the subject matter of any variation of any of example(s) 27-28, wherein the means for applying noise shaping is configured to employ pyramid encoding to apply noise shaping to the input signal x q .

Landscapes

• Engineering & Computer Science (AREA)
• Theoretical Computer Science (AREA)
• Physics & Mathematics (AREA)
• Signal Processing (AREA)
• Spectroscopy & Molecular Physics (AREA)
• Computer Networks & Wireless Communication (AREA)
• Computational Linguistics (AREA)
• Health & Medical Sciences (AREA)
• Audiology, Speech & Language Pathology (AREA)
• Human Computer Interaction (AREA)
• Acoustics & Sound (AREA)
• Multimedia (AREA)
• Transmitters (AREA)
• Compression, Expansion, Code Conversion, And Decoders (AREA)
• Noise Elimination (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (1)

Family

ID=63014149

Family Applications (1)

Country Status (6)

Families Citing this family (3)

Citations (4)

Family Cites Families (7)

• 2017
  • 2017-08-08 US US15/671,888 patent/US10044367B1/en active Active
• 2018
  • 2018-07-31 CN CN201880051265.0A patent/CN111034059A/zh active Pending
  • 2018-07-31 KR KR1020207003710A patent/KR102707778B1/ko active IP Right Grant
  • 2018-07-31 DE DE112018004103.4T patent/DE112018004103T5/de active Pending
  • 2018-07-31 WO PCT/US2018/044479 patent/WO2019032331A1/en active Application Filing
  • 2018-07-31 JP JP2020506791A patent/JP7328208B2/ja active Active

Patent Citations (4)

Also Published As

Similar Documents

Legal Events