WO2017141367A1 - ポリフェーズフィルタおよびフィルタ回路 - Google Patents
ポリフェーズフィルタおよびフィルタ回路 Download PDFInfo
- Publication number
- WO2017141367A1 WO2017141367A1 PCT/JP2016/054514 JP2016054514W WO2017141367A1 WO 2017141367 A1 WO2017141367 A1 WO 2017141367A1 JP 2016054514 W JP2016054514 W JP 2016054514W WO 2017141367 A1 WO2017141367 A1 WO 2017141367A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- phase
- output terminal
- variable capacitor
- end connected
- variable
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/04—Frequency selective two-port networks
- H03H11/12—Frequency selective two-port networks using amplifiers with feedback
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/16—Networks for phase shifting
- H03H11/22—Networks for phase shifting providing two or more phase shifted output signals, e.g. n-phase output
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/18—Networks for phase shifting
- H03H7/21—Networks for phase shifting providing two or more phase shifted output signals, e.g. n-phase output
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/16—Networks for phase shifting
- H03H11/20—Two-port phase shifters providing an adjustable phase shift
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/01—Frequency selective two-port networks
- H03H2007/0192—Complex filters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H2210/00—Indexing scheme relating to details of tunable filters
- H03H2210/02—Variable filter component
- H03H2210/021—Amplifier, e.g. transconductance amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H2210/00—Indexing scheme relating to details of tunable filters
- H03H2210/02—Variable filter component
- H03H2210/025—Capacitor
Definitions
- the present invention relates to a polyphase filter for generating an I / Q quadrature signal and a filter circuit using the polyphase filter.
- a polyphase filter is known as an I / Q quadrature signal generator used in an IRM (Image Rejection Mixer) or a vector synthesis type phase shifter.
- the polyphase filter is configured by a resistor and a capacitor, and has a function of generating an I / Q quadrature signal inside the vector synthesis type phase shifter.
- Low insertion loss, high amplitude accuracy, and phase accuracy are required.
- a multi-phase filter is used, but there is a problem that the insertion loss is deteriorated.
- an amplitude matching type polyphase filter in which a resistance value and a capacitance value are set so as to correct an output amplitude error has been proposed. Furthermore, there has been proposed a polyphase filter that realizes amplitude matching and phase matching by combining an amplitude matching polyphase filter and a multistage polyphase filter (see, for example, Patent Document 1).
- Patent Document 1 since an amplitude matching polyphase filter is configured by combining a variable resistor and a fixed capacitor, the amplitude error can be corrected by adjusting the resistance value of the variable resistor, but the phase error is corrected. There is a problem that you can not.
- Patent Document 2 since an amplitude matching polyphase filter is combined with a multistage polyphase filter to correct a phase error, there is a problem that the insertion loss is deteriorated as described above.
- Non-Patent Document 1 since a polyphase filter is configured by combining a fixed resistor and a varactor, the phase error can be corrected by adjusting the capacitance value of the varactor. Has a characteristic of decreasing. Therefore, since a series resistance is equivalently connected to the varactor in the high frequency region, there is a problem that an amplitude error may occur between the output orthogonal signals.
- the present invention has been made to solve the above-described problems, and is to obtain a polyphase filter capable of realizing amplitude matching and phase matching while realizing low insertion loss with a single-stage configuration. Objective.
- the polyphase filter according to the present invention includes a first fixed resistor having one end connected to the first input terminal and the other end connected to the first output terminal, one end connected to the first input terminal, and the other end connected to the second output terminal.
- a first variable resistor connected to the second input terminal, one end connected to the second input terminal, the other fixed terminal connected to the third output terminal, one end connected to the second input terminal, and the other end connected to the fourth input terminal.
- a second variable resistor connected to the output terminal; a first variable capacitor having one end connected to the second input terminal; the other end connected to the first output terminal; one end connected to the first input terminal; A second variable capacitor connected to the second output terminal; a third variable capacitor connected at one end to the first input terminal; the other end connected to the third output terminal; and one end connected to the second input terminal; A fourth variable capacitor having an end connected to the fourth output terminal, respectively, and a first variable resistor.
- the second variable resistor have the same resistance value, and the resistance value is set so as to correct an amplitude error between orthogonal signals among the outputs from the first output terminal to the fourth output terminal
- the first variable capacitor, the second variable capacitor, the third variable capacitor, and the fourth variable capacitor have the same capacitance value, and this capacitance value is orthogonal among the outputs from the first output terminal to the fourth output terminal. It is set so as to correct the phase error between the signals to be processed.
- the first variable resistor and the second variable resistor have the same resistance value, and the resistance value is the output from the first output terminal to the fourth output terminal.
- the first variable capacitor, the second variable capacitor, the third variable capacitor, and the fourth variable capacitor are set to correct an amplitude error between orthogonal signals, and have the same capacitance value.
- the phase error between orthogonal signals is set to be corrected. Therefore, it is possible to realize amplitude matching and phase matching while realizing low insertion loss with a one-stage configuration.
- FIGS. 1 to 3 relate to the polyphase filter of Non-Patent Document 1
- FIG. 4 relates to the polyphase filter of Patent Document 1.
- FIG. 1 is a circuit diagram for explaining a problem of a conventional polyphase filter.
- the polyphase filter is composed of four fixed resistors R 0 and four varactors C 0 .
- the I differential signal is output from the first output terminal and the third output terminal
- the Q differential signal is Output from the second output terminal and the fourth output terminal.
- a phase error may occur in the output quadrature signal due to variations in process, temperature, and the like.
- the phase error can be corrected by adjusting the capacitance value of the varactor C 0 .
- the varactor C 0 has a characteristic that the Q value decreases particularly in the high frequency region, as shown in FIG. 2, the series resistor r is equivalently connected to the varactor C 0 in the high frequency region. Looks like. Therefore, there is a problem that an amplitude error may occur between the output orthogonal signals.
- the phase error is set to 0 deg at 10 GHz
- FIG. 4 is a circuit diagram for explaining the problem of the conventional polyphase filter.
- the polyphase filter is composed of two variable resistors R 0, two variable resistors R ′ 0, and four fixed capacitors C 0 .
- the amplitude of the differential input signal to the second input terminal and the fourth input terminal is (1 + ⁇ ) times larger than the amplitude of the differential input signal to the first input terminal and the third input terminal, where ⁇ is the amplitude error.
- the phase error is 90 degrees.
- the resistance value of the variable resistor R 0 is set to one times (1 + ⁇ ) of the resistance value when there is no amplitude error, and the resistance value of the variable resistor R ′ 0 is changed to the amplitude error.
- a polyphase filter capable of realizing amplitude matching and phase matching while realizing low insertion loss with a single-stage configuration, and a filter circuit using the polyphase filter will be described.
- FIG. 5 is a circuit diagram showing a filter circuit using the polyphase filter according to Embodiment 1 of the present invention.
- the filter circuit 100 includes a polyphase filter 11, an amplitude comparison circuit 12, a first arithmetic circuit 13, a phase comparison circuit 14, and a second arithmetic circuit 15.
- the polyphase filter 11 includes two fixed resistors R 1 including a first fixed resistor and a second fixed resistor, two variable resistors R 2 including a first variable resistor and a second variable resistor, a first variable capacitor, It is composed of four variable capacitors C 1 including a second variable capacitor, a third variable capacitor, and a fourth variable capacitor.
- one end of the first fixed resistor R 1 is connected to the first input terminal, the other end is connected to the first output terminal, one end of the first variable resistor R 2 is connected to the first input terminal, and the other end is the second output.
- One end of the second fixed resistor R 1 is connected to the second input terminal, the other end is connected to the third output terminal, and one end of the second variable resistor R 2 is connected to the second input terminal.
- one end of the first variable capacitor C 1 is connected to the second input terminal, the other end is connected to the first output terminal, one end of the second variable capacitor C 1 is connected to the first input terminal, and the other end is the second output.
- One end of the third variable capacitor C 1 is connected to the first input terminal, the other end is connected to the third output terminal, and one end of the fourth variable capacitor C 1 is connected to the second input terminal. Are respectively connected to the fourth output terminals.
- the first variable resistor R 2 and the second variable resistor R 2 have the same resistance value, and this resistance value is the output from the first output terminal to the fourth output terminal.
- the first variable capacitor C 1 , the second variable capacitor C 1 , the third variable capacitor C 1, and the fourth variable capacitor C 1 are set so as to correct the amplitude error between the orthogonal signals, and have the same capacitance value.
- the capacitance value is set so as to correct a phase error between orthogonal signals among the outputs from the first output terminal to the fourth output terminal to constitute an amplitude phase matching polyphase filter. ing.
- the amplitude comparison circuit 12 receives an orthogonal signal output from the third output terminal and the fourth output terminal, and outputs a signal indicating the comparison result to the first arithmetic circuit 13.
- the first arithmetic circuit 13 receives the signal from the amplitude comparison circuit 12 and outputs a control signal to the first variable resistor R 2 and the second variable resistor R 2 .
- the phase comparison circuit 14 receives the quadrature signal output from the first output terminal and the second output terminal, and outputs a signal indicating the comparison result to the second arithmetic circuit 15.
- the second arithmetic circuit 15 receives a signal from the phase comparison circuit 14 and outputs a control signal to the first variable capacitor C 1 , the second variable capacitor C 1 , the third variable capacitor C 1, and the fourth variable capacitor C 1. To do.
- the amplitude comparison circuit 12 detects the amplitude error ⁇ based on the orthogonal signals output from the third output terminal and the fourth output terminal.
- the first arithmetic circuit 13 optimizes the first variable resistor R 2 and the second variable resistor R 2 using the amplitude error ⁇ detected by the amplitude comparison circuit 12. At this time, assuming that the Q value of the variable capacitor C 1 is low and the series resistor r is equivalently connected, the relationship of the following equation (1) exists between the amplitude error ⁇ and the variable resistor R 2. To establish.
- the first arithmetic circuit 13 can converge the value by repeatedly controlling the value of the variable resistor R 2 so that the amplitude error ⁇ becomes zero.
- the phase comparison circuit 14 detects the phase error ⁇ based on the orthogonal signal output from the first output terminal and the second output terminal.
- the second arithmetic circuit 15 uses the phase error ⁇ detected by the phase comparison circuit 14 to generate the first variable capacitor C 1 , the second variable capacitor C 1 , the third variable capacitor C 1, and the fourth variable capacitor C 1 . Optimize. At this time, the relationship of the following equation (2) is established between the phase error ⁇ and the variable capacitor C 1 .
- the second arithmetic circuit 15 can converge the value by repeatedly controlling the value of the variable capacitor C 1 so that the amplitude error ⁇ becomes zero.
- variable resistor R 2 and the variable capacitor C 1 since the procedure for optimizing the variable resistor R 2 and the variable capacitor C 1 is performed according to the dynamically varying amplitude error ⁇ , the variable resistor R 2 and the variable capacitor C 1 also dynamically vary. It will be.
- 6 and 7 are graphs for explaining the effect of the filter circuit using the polyphase filter according to the first embodiment of the present invention. 6 shows the amplitude error characteristic, and FIG. 7 shows the phase error characteristic.
- the polyphase filter 11 the amplitude error between the quadrature signals at the output compared with the amplitude comparator circuit 12, by adjusting the variable resistor R 2 so as to correct the amplitude error, I / Q quadrature
- the phase comparison circuit 14 compares the phase error between the quadrature signals at the output end, and adjusts the variable capacitor C 1 to correct the phase error. Phase matching is realized. Further, by performing control in this procedure, amplitude matching and phase matching can be realized simultaneously.
- the first variable resistor and the second variable resistor have the same resistance value, and this resistance value is output from the first output terminal to the fourth output. It is set to correct the amplitude error between the orthogonal signals among the outputs up to the terminals, and the first variable capacitor, the second variable capacitor, the third variable capacitor, and the fourth variable capacitor have the same capacitance value.
- the capacitance value is set so as to correct a phase error between orthogonal signals among outputs from the first output terminal to the fourth output terminal. Therefore, it is possible to realize amplitude matching and phase matching while realizing low insertion loss with a one-stage configuration.
- FIG. FIG. 8 is a circuit diagram showing a filter circuit using the polyphase filter according to Embodiment 2 of the present invention.
- the filter circuit 100A includes a polyphase filter 11, a vector synthesis type phase shifter 21, a phase detection circuit 22, a phase comparison circuit 23, an arithmetic circuit 24, and a phase control circuit 25.
- the polyphase filter 11 is an amplitude phase matching type polyphase filter having the same configuration as that shown in the first embodiment.
- the input terminals 111 and 112 are connected to the input side, and the output terminals 113 to 113 are connected to the output side. 116 is connected. From the output terminals 113 to 116, four quadrature differential signals are outputted, branched and inputted to the vector composition type phase shifter 21.
- the vector composition type phase shifter 21 is composed of VGA_I 211 and VGA_Q 212.
- VGA is an abbreviation for Variable Gain Amplifier.
- VGA_I 211 and VGA_Q 212 receive the I / Q quadrature differential signal from the polyphase filter 11 and the control signal from the phase control circuit 25, respectively, synthesize the quadrature signals and output them to the phase detection circuit 22.
- the input side of the phase detection circuit 22 is connected to the output side of the vector composition type phase shifter 21, and the output side of the phase detection circuit 22 is connected to the input side of the phase comparison circuit 23.
- the input side of the phase comparison circuit 23 is connected to the output side of the phase detection circuit 22, and the output side of the phase comparison circuit 23 is connected to the input side of the arithmetic circuit 24.
- the input side of the arithmetic circuit 24 is connected to the output side of the phase comparison circuit 23, and the output side of the arithmetic circuit 24 is connected to the polyphase filter 11.
- the input side of the phase control circuit 25 is connected to the output side of the arithmetic circuit 24, and the output side of the phase control circuit 25 is connected to the phase comparison circuit 23, VGA_I 211 and VGA_Q 212.
- the arithmetic circuit 24 receives the signal from the phase comparison circuit 23, outputs a control signal to the polyphase filter 11, and also outputs a control signal to the phase control circuit 25.
- the phase control circuit 25 outputs a control signal not only to the VGA_I 211 and VGA_Q 212 but also to the phase comparison circuit 23.
- the polyphase filter 11 converts the differential signals input from the input terminals 111 and 112 into I / Q quadrature differential signals.
- an amplitude error ⁇ and a phase error ⁇ occur due to element variations of the polyphase filter 11.
- the arithmetic circuit 24 sweeps the phase shift amount of the vector composition type phase shifter 21 at a plurality of points from 0 to 360 degrees.
- the vector composition type phase shifter 21 operates in accordance with the phase setting value of the VGA given through the phase control circuit 25 and determines the output phase.
- the phase of the output signal includes an error from the phase setting value.
- the amplitude error ⁇ and the phase error ⁇ are detected by the phase detection circuit 22 and the phase comparison circuit 23.
- the error characteristic of the vector composition type phase shifter 21 can be obtained, and by calculating backward from the error characteristic, the polyphase filter 11 The amplitude error ⁇ and the phase error ⁇ can be calculated.
- the values of the variable resistor R 2 and the variable capacitor C 1 of the polyphase filter 11 are optimized by the method described in the first embodiment. Thereby, the amplitude error and phase error of the polyphase filter 11 can be corrected.
- variable resistor R 2 and the variable capacitor C 1 since the procedure for optimizing the variable resistor R 2 and the variable capacitor C 1 is performed according to the dynamically varying amplitude error ⁇ , the variable resistor R 2 and the variable capacitor C 1 also dynamically vary. It will be.
- the first variable resistor and the second variable resistor have the same resistance value, and the resistance value is output from the first output terminal to the fourth output. It is set to correct the amplitude error between the orthogonal signals among the outputs up to the terminals, and the first variable capacitor, the second variable capacitor, the third variable capacitor, and the fourth variable capacitor have the same capacitance value.
- the capacitance value is set so as to correct a phase error between orthogonal signals among outputs from the first output terminal to the fourth output terminal. Therefore, it is possible to realize amplitude matching and phase matching while realizing low insertion loss with a one-stage configuration.
Landscapes
- Networks Using Active Elements (AREA)
- Filters And Equalizers (AREA)
Abstract
Description
すなわち、特許文献1では、可変抵抗と固定容量とを組み合わせて振幅整合型ポリフェーズフィルタを構成しているので、可変抵抗の抵抗値を調整することにより振幅誤差は補正できるものの、位相誤差を補正することができないという問題がある。また、位相誤差を補正するために、振幅整合型ポリフェーズフィルタを多段ポリフェーズフィルタと組み合わせた場合には、上述したように挿入損失が劣化するという問題がある。
そのため、1段構成で低い挿入損失を実現しつつ、振幅整合および位相整合を実現することができる。
図5は、この発明の実施の形態1に係るポリフェーズフィルタを用いたフィルタ回路を示す回路図である。図5において、このフィルタ回路100は、ポリフェーズフィルタ11、振幅比較回路12、第1演算回路13、位相比較回路14および第2演算回路15を備えている。
振幅比較回路12は、第3出力端子および第4出力端子から出力される直交信号に基づいて、振幅誤差εを検出する。ここで、振幅誤差εは、入力信号のばらつきや温度ばらつき、プロセスばらつき等の要因で動的に変動する値であり、入力端子に理想差動信号が入力された場合は、ε=0となる。
そのため、1段構成で低い挿入損失を実現しつつ、振幅整合および位相整合を実現することができる。
図8は、この発明の実施の形態2に係るポリフェーズフィルタを用いたフィルタ回路を示す回路図である。図8において、このフィルタ回路100Aは、ポリフェーズフィルタ11、ベクトル合成形移相器21、位相検出回路22、位相比較回路23、演算回路24および位相制御用回路25を備えている。
ポリフェーズフィルタ11は、入力端子111、112から入力された差動信号をI/Q直交差動信号に変換する。ここで、ポリフェーズフィルタ11の素子ばらつきにより、振幅誤差εおよび位相誤差θが生じているとする。
そのため、1段構成で低い挿入損失を実現しつつ、振幅整合および位相整合を実現することができる。
Claims (3)
- 一端が第1入力端子に、他端が第1出力端子にそれぞれ接続された第1固定抵抗と、
一端が第1入力端子に、他端が第2出力端子にそれぞれ接続された第1可変抵抗と、
一端が第2入力端子に、他端が第3出力端子にそれぞれ接続された第2固定抵抗と、
一端が第2入力端子に、他端が第4出力端子にそれぞれ接続された第2可変抵抗と、
一端が第2入力端子に、他端が第1出力端子にそれぞれ接続された第1可変容量と、
一端が第1入力端子に、他端が第2出力端子にそれぞれ接続された第2可変容量と、
一端が第1入力端子に、他端が第3出力端子にそれぞれ接続された第3可変容量と、
一端が第2入力端子に、他端が第4出力端子にそれぞれ接続された第4可変容量と、を備え、
前記第1可変抵抗および前記第2可変抵抗は、互いに等しい抵抗値を有し、この抵抗値は、前記第1出力端子から前記第4出力端子までの出力のうち、直交する信号間の振幅誤差を補正するように設定され、
前記第1可変容量、前記第2可変容量、前記第3可変容量および前記第4可変容量は、互いに等しい容量値を有し、この容量値は、前記第1出力端子から前記第4出力端子までの出力のうち、直交する信号間の位相誤差を補正するように設定されている
ポリフェーズフィルタ。 - 請求項1に記載されたポリフェーズフィルタを用いたフィルタ回路であって、
前記第1出力端子から前記第4出力端子までの出力のうち、直交する信号間の振幅を比較して、振幅誤差を検出する振幅比較回路と、
前記振幅誤差を補正するように、前記第1可変抵抗および前記第2可変抵抗の抵抗値を演算する第1演算回路と、
前記第1出力端子から前記第4出力端子までの出力のうち、直交する信号間の位相を比較して、位相誤差を検出する振幅比較回路と、
前記第1可変抵抗および前記第2可変抵抗の抵抗値が設定された後に、前記位相誤差を補正するように、前記第1可変容量、前記第2可変容量、前記第3可変容量および前記第4可変容量の容量値を演算する第2演算回路と、
を備えたフィルタ回路。 - 請求項1に記載されたポリフェーズフィルタを用いたフィルタ回路であって、
前記第1出力端子から前記第4出力端子までの出力が入力され、直交する信号を合成して出力するベクトル合成形移相器と、
前記ベクトル合成形移相器で合成された信号の位相を検出する位相検出回路と、
入力された位相設定値に基づいて、前記ベクトル合成形移相器に制御信号を出力する位相制御用回路と、
前記位相検出回路からの出力値と、前記ベクトル合成形移相器に設定された位相設定値とを比較する位相比較回路と、
前記位相比較回路の比較結果に基づいて、前記ポリフェーズフィルタの振幅誤差および位相誤差を算出し、算出された振幅誤差および位相誤差を用いて、前記第1可変抵抗および前記第2可変抵抗の抵抗値、並びに前記第1可変容量、前記第2可変容量、前記第3可変容量および前記第4可変容量の容量値を演算する演算回路と、
を備えたフィルタ回路。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017545976A JP6242553B1 (ja) | 2016-02-17 | 2016-02-17 | ポリフェーズフィルタおよびフィルタ回路 |
CN201680081875.6A CN108702140B (zh) | 2016-02-17 | 2016-02-17 | 多相滤波器和滤波器电路 |
US16/067,701 US10425062B2 (en) | 2016-02-17 | 2016-02-17 | Polyphase filter and filter circuit |
EP16890509.9A EP3419166B1 (en) | 2016-02-17 | 2016-02-17 | Poly-phase filter and filter circuit |
PCT/JP2016/054514 WO2017141367A1 (ja) | 2016-02-17 | 2016-02-17 | ポリフェーズフィルタおよびフィルタ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2016/054514 WO2017141367A1 (ja) | 2016-02-17 | 2016-02-17 | ポリフェーズフィルタおよびフィルタ回路 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017141367A1 true WO2017141367A1 (ja) | 2017-08-24 |
Family
ID=59625711
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2016/054514 WO2017141367A1 (ja) | 2016-02-17 | 2016-02-17 | ポリフェーズフィルタおよびフィルタ回路 |
Country Status (5)
Country | Link |
---|---|
US (1) | US10425062B2 (ja) |
EP (1) | EP3419166B1 (ja) |
JP (1) | JP6242553B1 (ja) |
CN (1) | CN108702140B (ja) |
WO (1) | WO2017141367A1 (ja) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6749521B2 (ja) * | 2018-04-18 | 2020-09-02 | 三菱電機株式会社 | ポリフェーズフィルタ |
US10951202B2 (en) * | 2018-07-20 | 2021-03-16 | Futurewei Technologies, Inc. | Method and apparatus for RC/CR phase error calibration of measurement receiver |
TWI695581B (zh) * | 2019-11-28 | 2020-06-01 | 財團法人工業技術研究院 | 切換式相移器 |
US11271710B1 (en) * | 2020-11-30 | 2022-03-08 | Renesas Electronics Corporation | Wideband quadrature phase generation using tunable polyphase filter |
US20220182040A1 (en) * | 2020-12-03 | 2022-06-09 | Mediatek Inc. | Filter circuit using polyphase filter with dynamic range enhancement |
US11811413B2 (en) | 2021-10-13 | 2023-11-07 | Mediatek Inc. | Poly phase filter with phase error enhance technique |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0818397A (ja) * | 1994-06-27 | 1996-01-19 | Hitachi Ltd | 90度移相器 |
JP2001045080A (ja) | 1999-07-26 | 2001-02-16 | Nippon Telegr & Teleph Corp <Ntt> | 振幅整合型ポリフェーズフィルタおよび位相振幅整合型ポリフェーズフィルタならびにイメージ抑圧型受信機 |
WO2009142201A1 (ja) * | 2008-05-19 | 2009-11-26 | 日本電気株式会社 | ポリフェーズフィルタの帯域調整装置及びポリフェーズフィルタの帯域調整方法 |
JP2010021826A (ja) * | 2008-07-11 | 2010-01-28 | Seiko Epson Corp | 半導体集積回路 |
JP2011250056A (ja) * | 2010-05-26 | 2011-12-08 | Seiko Epson Corp | 周波数変換回路、周波数変換方法及び電子機器 |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0748646B2 (ja) * | 1987-12-24 | 1995-05-24 | 富士通株式会社 | 移相器およびてい倍回路 |
FR2647984B1 (fr) * | 1989-06-06 | 1991-09-13 | Labo Electronique Physique | Circuit dephaseur ameliore |
JPH1075157A (ja) * | 1996-08-30 | 1998-03-17 | Toshiba Corp | 90度移相回路 |
JP2000013168A (ja) * | 1998-06-22 | 2000-01-14 | Nec Corp | 90度移相回路 |
JP2001119269A (ja) * | 1999-10-19 | 2001-04-27 | Nec Corp | 90度移相器 |
US7095801B1 (en) * | 2001-03-30 | 2006-08-22 | Skyworks Solutions, Inc. | Phase adjustable polyphase filters |
ATE424058T1 (de) * | 2002-06-03 | 2009-03-15 | Ericsson Telefon Ab L M | Eine verstärkerschaltung, filtervorrichtung und verfahren zur signalverstärkung |
US20040116096A1 (en) * | 2002-12-10 | 2004-06-17 | Irf Semiconductor, Inc. | Radio frequency receiver architecture with tracking image-reject polyphase filtering |
CA2415917A1 (en) * | 2003-01-08 | 2004-07-08 | Sirific Wireless Corporation | Regenerative divider used for up-conversion and down conversion |
WO2005034350A1 (ja) * | 2003-09-30 | 2005-04-14 | Mitsubishi Denki Kabushiki Kaisha | 可変電力分配器並びにその誤差検出方法及び設定値補正方法 |
KR101085693B1 (ko) * | 2004-03-24 | 2011-11-22 | 조지아 테크 리서치 코오포레이션 | 개선된 광대역 i/q 신호 발생 장치 |
KR100758713B1 (ko) * | 2006-10-18 | 2007-09-14 | (주)에프씨아이 | 다중위상필터 |
JP4735719B2 (ja) * | 2007-03-29 | 2011-07-27 | パナソニック株式会社 | 受信装置とこれを用いた電子機器 |
WO2011004423A1 (ja) * | 2009-07-06 | 2011-01-13 | 富士通株式会社 | ポリフェーズフィルタ及びそれを有するシングルサイドバンドミキサ |
JP2011160214A (ja) * | 2010-02-01 | 2011-08-18 | Renesas Electronics Corp | 受信装置及びイメージ除去方法 |
US9048787B2 (en) * | 2010-04-20 | 2015-06-02 | Rf Micro Devices, Inc. | Combined RF detector and RF attenuator with concurrent outputs |
CN102832958B (zh) * | 2011-06-15 | 2015-02-11 | 硅实验室股份有限公司 | 具有集成电感器的集成接收机和集成电路 |
US8760209B2 (en) * | 2012-09-27 | 2014-06-24 | Analog Devices, Inc. | Apparatus and methods for quadrature clock signal generation |
CN103245960B (zh) * | 2013-05-06 | 2015-04-15 | 武汉大学 | 一种用于gnss接收机的放大、混频及滤波装置 |
US9559792B1 (en) * | 2015-08-31 | 2017-01-31 | Xillinx, Inc. | Broadband in-phase and quadrature phase signal generation |
-
2016
- 2016-02-17 CN CN201680081875.6A patent/CN108702140B/zh active Active
- 2016-02-17 JP JP2017545976A patent/JP6242553B1/ja active Active
- 2016-02-17 EP EP16890509.9A patent/EP3419166B1/en active Active
- 2016-02-17 WO PCT/JP2016/054514 patent/WO2017141367A1/ja active Application Filing
- 2016-02-17 US US16/067,701 patent/US10425062B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0818397A (ja) * | 1994-06-27 | 1996-01-19 | Hitachi Ltd | 90度移相器 |
JP2001045080A (ja) | 1999-07-26 | 2001-02-16 | Nippon Telegr & Teleph Corp <Ntt> | 振幅整合型ポリフェーズフィルタおよび位相振幅整合型ポリフェーズフィルタならびにイメージ抑圧型受信機 |
WO2009142201A1 (ja) * | 2008-05-19 | 2009-11-26 | 日本電気株式会社 | ポリフェーズフィルタの帯域調整装置及びポリフェーズフィルタの帯域調整方法 |
JP2010021826A (ja) * | 2008-07-11 | 2010-01-28 | Seiko Epson Corp | 半導体集積回路 |
JP2011250056A (ja) * | 2010-05-26 | 2011-12-08 | Seiko Epson Corp | 周波数変換回路、周波数変換方法及び電子機器 |
Non-Patent Citations (1)
Title |
---|
H. KODAMA ET AL.: "A 1.3-degree I/Q Phase Error, 7.1-8. 7-GHz LO Generator with Single-Stage Digital Tuning Polyphase Filter", SYMPOSIUM ON VLSI CIRCUITS/TECHNICAL DIGEST OF TECHNICAL PAPERS, 2010, pages 145 - 146, XP031744582 |
Also Published As
Publication number | Publication date |
---|---|
EP3419166B1 (en) | 2020-01-01 |
US10425062B2 (en) | 2019-09-24 |
EP3419166A4 (en) | 2019-03-06 |
CN108702140A (zh) | 2018-10-23 |
EP3419166A1 (en) | 2018-12-26 |
JP6242553B1 (ja) | 2017-12-06 |
CN108702140B (zh) | 2021-07-16 |
US20190013794A1 (en) | 2019-01-10 |
JPWO2017141367A1 (ja) | 2018-02-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6242553B1 (ja) | ポリフェーズフィルタおよびフィルタ回路 | |
US20170201259A1 (en) | Digital phase locked loop and method of driving the same | |
US20110189970A1 (en) | Receiving apparatus and image rejection method | |
US8081936B2 (en) | Method for tuning a digital compensation filter within a transmitter, and associated digital compensation filter and associated calibration circuit | |
EP2647125A1 (en) | Imbalance detection and reduction for wideband balun | |
US8427217B1 (en) | Phase interpolator based on an injected passive RLC resonator | |
US8526901B2 (en) | Band adjustment device of polyphase filter and band adjustment method of polyphase filter | |
CN108702142B (zh) | 移相精度校正电路、向量合成型移相器和无线通信机 | |
EP1236285B1 (en) | Receiver circuit | |
JP2005328272A (ja) | Pll回路およびそれを用いた周波数設定回路 | |
JP6401902B2 (ja) | 直交回路網及び直交信号生成方法 | |
US7358802B2 (en) | Multi-phase techniques for tuning and/or measuring operations of an amplifier | |
US7482882B2 (en) | Voltage control oscillation circuit and adjusting method for the same | |
US10944360B2 (en) | Local oscillator | |
CN111435091B (zh) | 自适应相位对准模块和方法、及振动式陀螺仪测控电路 | |
US7126430B2 (en) | PLL circuit | |
CN114006616A (zh) | 自适应相位对准电路、调试方法及陀螺仪测控电路 | |
CN111355503A (zh) | 调幅调相失真的补偿装置 | |
KR100652809B1 (ko) | 가변 저항 및 가변 용량을 이용한 광대역 다상 필터 | |
JP2016005026A (ja) | イメージリジェクションミクサ | |
JP3081418B2 (ja) | フィルタの自動調整回路 | |
CN114513191A (zh) | 校正装置与方法 | |
KR20040011742A (ko) | 직각위상차 신호발생기 | |
CN117767942A (zh) | 一种频率源系统及雷达 | |
CN104270121A (zh) | 自适应控制的频率源装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2017545976 Country of ref document: JP Kind code of ref document: A |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16890509 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2016890509 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2016890509 Country of ref document: EP Effective date: 20180917 |