WO2017128468A1 - 像素补偿电路、方法及平面显示装置 - Google Patents

像素补偿电路、方法及平面显示装置 Download PDF

Info

Publication number
WO2017128468A1
WO2017128468A1 PCT/CN2016/074555 CN2016074555W WO2017128468A1 WO 2017128468 A1 WO2017128468 A1 WO 2017128468A1 CN 2016074555 W CN2016074555 W CN 2016074555W WO 2017128468 A1 WO2017128468 A1 WO 2017128468A1
Authority
WO
WIPO (PCT)
Prior art keywords
switch
controllable switch
controllable
driving
control
Prior art date
Application number
PCT/CN2016/074555
Other languages
English (en)
French (fr)
Inventor
吴小玲
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Priority to US15/024,853 priority Critical patent/US10019943B2/en
Publication of WO2017128468A1 publication Critical patent/WO2017128468A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix

Definitions

  • the present invention relates to the field of display technologies, and in particular, to a pixel compensation circuit, method, and flat display device.
  • the current Organic Light Emitting Diode (OLED) display has the advantages of small size, simple structure, autonomous illumination, high brightness, large viewing angle, and short response time, and has attracted wide attention.
  • the existing organic light emitting diode display there is a transistor as a driving transistor for controlling the current passing through the organic light emitting diode OLED, so the importance of the threshold voltage of the driving transistor is very obvious, and the positive or negative drift of the threshold voltage will be Therefore, different currents pass through the organic light emitting diode under the same data signal, and current transistors in the process of use, such as illumination in the oxide semiconductor, voltage stress of the source and drain electrodes, etc., may cause the threshold voltage to drift, resulting in organic light emission.
  • the current of the diode is unstable, which causes the panel brightness to be uneven.
  • the technical problem to be solved by the present invention is to provide a pixel compensation circuit, a method and a flat display device, so as to avoid the instability of the current of the organic light emitting diode caused by the threshold voltage drift, thereby achieving uniform display of the brightness of the panel.
  • a technical solution adopted by the present invention is to provide a pixel compensation circuit, including:
  • the first controllable switch includes a control end, a first end, and a second end, wherein the control end of the first controllable switch is connected to a first scan line, and the first controllable switch The first end is connected to a data line;
  • the driving switch includes a control end, a first end and a second end, and a control end of the driving switch is connected to the second end of the first controllable switch;
  • the second controllable switch includes a control end, a first end and a second end, wherein the control end of the second controllable switch is connected to a second scan line, and the second controllable switch The first end is connected to the first a voltage end, the second end of the second controllable switch is connected to the second end of the driving switch;
  • An organic light emitting diode comprising an anode and a cathode, an anode of the organic light emitting diode is connected to a second end of the driving switch, and a cathode of the organic light emitting diode is grounded;
  • the storage capacitor includes a first end and a second end, the first end of the storage capacitor is connected to the second end of the second controllable switch, and the second end of the storage capacitor is connected to the drive switch Control terminal
  • the third controllable switch includes a control end, a first end and a second end, wherein the control end of the third controllable switch is connected to a third scan line, and the third controllable switch The first end is connected to the control end of the driving switch and the second end of the storage capacitor, and the second end of the third controllable switch is connected to the first end of the driving switch;
  • the fourth controllable switch comprising a control end, a first end and a second end, wherein the control end of the fourth controllable switch is connected to the third scan line, the fourth controllable switch The first end is connected to the first end of the driving switch, and the second end of the fourth controllable switch is connected to a reference voltage end;
  • the fifth controllable switch includes a control end, a first end, and a second end, wherein the control end of the fifth controllable switch is connected to a fourth scan line, and the fifth controllable switch The first end is connected to a second voltage end, and the second end of the fifth controllable switch is connected to the first end of the driving switch.
  • the driving switch, the first controllable switch to the fifth controllable switch are all NMOS type thin film transistors or all PMOS type thin film transistors or a combination of NMOS type thin film transistors and PMOS type thin film transistors.
  • the control switch, the first controllable switch to the control end, the first end and the second end of the fifth controllable switch respectively correspond to a gate, a drain and a source of the thin film transistor.
  • a pixel compensation method including:
  • the driving switch, the second to fourth controllable switches are turned on, the first and fifth controllable switches are turned off, the voltage of the control terminal of the driving switch is equal to the reference voltage outputted by the reference voltage terminal, and the driving switch The voltage of the second end is equal to the first voltage outputted by the first voltage terminal;
  • the driving switch, the third and fourth controllable switches are turned on, and the first controllable switch, the second controllable switch, and the fifth controllable switch are all turned off.
  • a voltage of the control terminal of the driving switch is equal to the reference voltage
  • a voltage of the second end of the driving switch is equal to a difference between the reference voltage and a threshold voltage of the driving switch;
  • the driving switch, the first controllable switch to the fifth controllable switch are all NMOS type thin film transistors or all PMOS type thin film transistors or a combination of NMOS type thin film transistors and PMOS type thin film transistors.
  • the control switch, the first controllable switch to the control end, the first end and the second end of the fifth controllable switch respectively correspond to a gate, a drain and a source of the thin film transistor.
  • the flat display device includes a scan driving circuit, the scan driving circuit includes a pixel compensation circuit, and the pixel compensation circuit includes:
  • the first controllable switch includes a control end, a first end, and a second end, wherein the control end of the first controllable switch is connected to a first scan line, and the first controllable switch The first end is connected to a data line;
  • the driving switch includes a control end, a first end and a second end, and a control end of the driving switch is connected to the second end of the first controllable switch;
  • the second controllable switch includes a control end, a first end and a second end, wherein the control end of the second controllable switch is connected to a second scan line, and the second controllable switch The first end is connected to a first voltage end, and the second end of the second controllable switch is connected to the second end of the driving switch;
  • An organic light emitting diode comprising an anode and a cathode, an anode of the organic light emitting diode is connected to a second end of the driving switch, and a cathode of the organic light emitting diode is grounded;
  • the storage capacitor includes a first end and a second end, the first end of the storage capacitor is connected to the second end of the second controllable switch, and the second end of the storage capacitor is connected to the drive switch Control terminal
  • the third controllable switch includes a control end, a first end and a second end, wherein the control end of the third controllable switch is connected to a third scan line, and the third controllable switch The first end is connected to the control end of the driving switch and the second end of the storage capacitor, and the second end of the third controllable switch is connected The first end of the drive switch;
  • the fourth controllable switch comprising a control end, a first end and a second end, wherein the control end of the fourth controllable switch is connected to the third scan line, the fourth controllable switch The first end is connected to the first end of the driving switch, and the second end of the fourth controllable switch is connected to a reference voltage end;
  • the fifth controllable switch includes a control end, a first end, and a second end, wherein the control end of the fifth controllable switch is connected to a fourth scan line, and the fifth controllable switch The first end is connected to a second voltage end, and the second end of the fifth controllable switch is connected to the first end of the driving switch.
  • the driving switch, the first controllable switch to the fifth controllable switch are all NMOS type thin film transistors or all PMOS type thin film transistors or a combination of NMOS type thin film transistors and PMOS type thin film transistors.
  • the control switch, the first controllable switch to the control end, the first end and the second end of the fifth controllable switch respectively correspond to a gate, a drain and a source of the thin film transistor.
  • the flat display device is an OLED or an LCD.
  • the beneficial effects of the present invention are: different from the prior art, the pixel compensation circuit and method of the present invention act to drive a transistor by using a plurality of thin film transistors in combination, thereby avoiding threshold voltage drift of the driving transistor.
  • the current of the organic light emitting diode is unstable, thereby achieving uniform display of panel brightness.
  • FIG. 1 is a schematic structural view of a pixel compensation circuit of the present invention
  • FIG. 2 is a waveform diagram of a pixel compensation circuit of the present invention.
  • FIG. 3 is a simulation result diagram of a pixel compensation circuit of the present invention.
  • Figure 4 is a schematic view of a scan driving circuit of the present invention.
  • Figure 5 is a schematic illustration of a flat display device of the present invention.
  • FIG. 1 is a schematic structural diagram of a pixel compensation circuit of the present invention.
  • the pixel compensation circuit of the present invention includes a first controllable switch T1 , the first controllable switch T1 includes a control end, a first end and a second end, and the control of the first controllable switch T1 Connected to a first scan line S2, the first end of the first controllable switch T1 is connected to a data line Data;
  • the driving switch T0 includes a control end, a first end and a second end, the control end of the driving switch T0 is connected to the second end of the first controllable switch T1;
  • the second controllable switch T2 includes a control end, a first end and a second end, and a control end of the second controllable switch T2 is connected to a second scan line S4, the second The first end of the controllable switch T2 is connected to a first voltage terminal VL1, and the second end of the second controllable switch T2 is connected to the second end of the driving switch T0;
  • An organic light emitting diode D1 the organic light emitting diode D1 includes an anode and a cathode, an anode of the organic light emitting diode D1 is connected to a second end of the driving switch T0, and a cathode of the organic light emitting diode D1 is grounded;
  • the storage capacitor C1 includes a first end and a second end, the first end of the storage capacitor C1 is connected to the second end of the second controllable switch T2, and the second end of the storage capacitor C1 is Connecting a control end of the driving switch T0;
  • the third controllable switch T3 includes a control end, a first end and a second end, and the control end of the third controllable switch T3 is connected to a third scan line S1, the third The first end of the control switch T3 is connected to the control end of the drive switch T0 and the second end of the storage capacitor C1, and the second end of the third controllable switch T3 is connected to the first end of the drive switch T0. ;
  • the fourth controllable switch T4 includes a control end, a first end and a second end, and a control end of the fourth controllable switch T4 is connected to the third scan line S1, the first The first end of the four controllable switch T4 is connected to the first end of the drive switch T0, the second end of the fourth controllable switch T4 is connected to a reference voltage terminal VREF;
  • the fifth controllable switch T5, the fifth controllable switch T5 includes a control end, a first end and a second end, and the control end of the fifth controllable switch T5 is connected to a fourth scan line S3, the fifth The first end of the controllable switch T5 is connected to a second voltage terminal VDD1, and the second end of the fifth controllable switch T5 is connected to the first end of the driving switch T0.
  • the driving switch T0, the first controllable switch to the fifth controllable switch T1-T5 are all NMOS type thin film transistors or all PMOS type thin film transistors or NMOS type thin film transistors and a combination of the PMOS type thin film transistors, the control switch T0, the controllable end of the first controllable switch to the fifth controllable switch T1-T5, the first end and the second end respectively corresponding to the gate of the thin film transistor Pole, drain and source.
  • FIG. 2 is a waveform diagram of the pixel compensation circuit of the above embodiment of the present invention.
  • Fig. 3 is a view showing a simulation result of the pixel compensation circuit of the above embodiment of the present invention.
  • the working principle of the pixel compensation circuit obtained according to FIG. 1 to FIG. 3 is as follows (ie, the pixel compensation method):
  • the driving switch T0 and the second to fourth controllable switches T2-T4 are turned on, the first T1 and The fifth controllable switch T5 is turned off, the voltage Vg of the control terminal of the driving switch T0 is equal to the reference voltage Vref outputted by the reference voltage terminal VREF, and the voltage Vs of the second terminal of the driving switch T0 is equal to the first output of the first voltage terminal VL1 Voltage VL;
  • the driving switch T0, the third T3, and the fourth controllable switch T4 are turned on, the first controllable switch T1, the second controllable switch T2, and the fifth The control switch T5 is turned off, the voltage Vg of the control terminal of the drive switch T0 is equal to the reference voltage Vref, and the voltage Vs of the second end of the drive switch T0 is equal to the reference voltage Vref and the threshold voltage Vth of the drive switch T0.
  • the driving switch T0 and the first controllable switch T1 are turned on, the second to the fifth controllable switches T2-T5 are all turned off, and the storage capacitor C1 is charged, the driving The voltage Vg of the control terminal of the switch T0 is equal to the data voltage Vdata output by the data line Data, and the voltage Vs of the second terminal of the drive switch T0 satisfies the following relationship:
  • Vref is the reference voltage
  • Vth is the threshold voltage of the driving switch
  • ⁇ V is an increment of the voltage Vs of the second end of the driving switch T0
  • the voltage increment ⁇ V is due to the driving switch T0
  • the voltage Vg of the control terminal changes, and the voltage Vs of the second terminal of the driving switch T0 also changes due to the coupling action of the storage capacitor C1;
  • the driving switch T0 and the fifth controllable switch T5 are turned on, the first to fourth controllable switches T1-T4 are all turned off, and the control end and the second end of the driving switch T0 are turned off.
  • the voltage Vgs between them satisfies the following relationship:
  • Vgs Vdata-Vref+Vth- ⁇ V (Equation 2)
  • ⁇ is an electron mobility
  • Cox is a thin film transistor insulating layer capacitance per unit area
  • L and W are effective channel lengths and widths of the driving switch T0, respectively.
  • the pixel compensation circuit prevents the threshold voltage Vth of the driving switch T0 from drifting to cause the current of the organic light emitting diode D1 to be unstable, thereby achieving uniform display of panel brightness.
  • FIG. 4 is a schematic diagram of a scan driving circuit of the present invention.
  • the scan driving circuit includes the pixel compensation circuit for preventing a threshold voltage drift of the driving transistor in the scan driving circuit, thereby causing unevenness of panel brightness display.
  • FIG. 5 is a schematic diagram of a flat display device according to the present invention.
  • the flat display device may be, for example, an OLED or an LCD including the scan drive circuit and the pixel compensation circuit, and the scan drive circuit having the pixel compensation circuit is disposed at the periphery of the flat display device, for example, disposed on the flat display device. Both ends.
  • the pixel compensation circuit and method act as a driving transistor by using a plurality of thin film transistors in combination, thereby preventing the threshold voltage drift of the driving transistor from causing instability of current of the organic light emitting diode, thereby achieving uniform display of panel brightness.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Electroluminescent Light Sources (AREA)
  • Control Of El Displays (AREA)

Abstract

一种像素补偿电路、方法及平面显示装置。像素补偿电路包括：第一至第五可控开关（T1，T2，T3，T4，T5）的控制端连接第一至第四扫描线（S1，S2，S3，S4），第一端连接数据线（Data），第二端连接驱动开关（T0）的控制端；第二可控开关（T2）的第一端连接第一电压端（VL1），第二端及有机发光二极管（D1）的阳极连接驱动开关（T0）的第二端，阴极接地；第二可控开关（T2）的第二端经存储电容（C1）连接驱动开关（T0）的控制端；第三可控开关（T3）的第一端连接驱动开关（T0）的控制端，第二端连接驱动开关（T0）的第一端；第四可控开关（T4）的第一端连接驱动开关（T0）的第一端，第二端连接参考电压端（VREF）；第五可控开关（T5）的第一端连接第二电压端（VDD1），第二端连接驱动开关（T0）的第一端，以避免阈值电压漂移造成有机发光二极管（D1）的电流不稳定，以此实现面板亮度显示均匀。

Description

像素补偿电路、方法及平面显示装置 【技术领域】
本发明涉及显示技术领域，特别是涉及一种像素补偿电路、方法及平面显示装置。
【背景技术】
目前的有机发光二极管(Organic Light Emitting diode，OLED)显示器具有体积小、结构简单、自主发光、亮度高、可视角度大、响应时间短等优点，吸引了广泛的注意。
现有的有机发光二极管显示器中有一个晶体管作为驱动晶体管用于控制通过有机发光二极管OLED的电流，因此驱动晶体管的阈值电压的重要性便十分明显，所述阈值电压的正向或负向漂移都会使得在相同数据信号下有不同的电流通过有机发光二极管，目前的晶体管在使用过程中如氧化物半导体中的照光、源漏电极电压应力作用等因素，都可能导致阈值电压漂移，造成通过有机发光二极管的电流不稳定，进而引起面板亮度显示不均匀。
【发明内容】
本发明主要解决的技术问题是提供一种像素补偿电路、方法及平面显示装置，以避免阈值电压漂移造成有机发光二极管的电流不稳定，以此实现面板亮度显示均匀。
为解决上述技术问题，本发明采用的一个技术方案是：提供一种像素补偿电路，包括：
第一可控开关，所述第一可控开关包括控制端、第一端及第二端，所述第一可控开关的控制端连接一第一扫描线，所述第一可控开关的第一端连接一数据线；
驱动开关，所述驱动开关包括控制端、第一端及第二端，所述驱动开关的控制端连接所述第一可控开关的第二端；
第二可控开关，所述第二可控开关包括控制端、第一端及第二端，所述第二可控开关的控制端连接一第二扫描线，所述第二可控开关的第一端连接一第 一电压端，所述第二可控开关的第二端连接所述驱动开关的第二端；
有机发光二极管，所述有机发光二极管包括阳极及阴极，所述有机发光二极管的阳极连接所述驱动开关的第二端，所述有机发光二极管的阴极接地；
存储电容，所述存储电容包括第一端及第二端，所述存储电容的第一端连接所述第二可控开关的第二端，所述存储电容的第二端连接所述驱动开关的控制端；
第三可控开关，所述第三可控开关包括控制端、第一端及第二端，所述第三可控开关的控制端连接一第三扫描线，所述第三可控开关的第一端连接所述驱动开关的控制端及所述存储电容的第二端，所述第三可控开关的第二端连接所述驱动开关的第一端；
第四可控开关，所述第四可控开关包括控制端、第一端及第二端，所述第四可控开关的控制端连接所述第三扫描线，所述第四可控开关的第一端连接所述驱动开关的第一端，所述第四可控开关的第二端连接一参考电压端；及
第五可控开关，所述第五可控开关包括控制端、第一端及第二端，所述第五可控开关的控制端连接一第四扫描线，所述第五可控开关的第一端连接一第二电压端，所述第五可控开关的第二端连接所述驱动开关的第一端。
其中，所述驱动开关、所述第一可控开关至所述第五可控开关均为NMOS型薄膜晶体管或均为PMOS型薄膜晶体管或为NMOS型薄膜晶体管与PMOS型薄膜晶体管的组合，所述驱动开关、所述第一可控开关至所述第五可控开关的控制端、第一端及第二端分别对应所述薄膜晶体管的栅极、漏极及源极。
为解决上述技术问题，本发明采用的另一个技术方案是：提供一种像素补偿方法包括：
在重置阶段，驱动开关、第二至第四可控开关导通，第一及第五可控开关截止，所述驱动开关的控制端的电压等于参考电压端输出的参考电压，所述驱动开关的第二端的电压等于第一电压端输出的第一电压；
在阈值电压提取阶段，所述驱动开关、所述第三及第四可控开关导通，所述第一可控开关、所述第二可控开关及所述第五可控开关均截止，所述驱动开关的控制端的电压等于所述参考电压，所述驱动开关的第二端的电压等于所述参考电压与所述驱动开关的阈值电压的差值；
在数据写入阶段，所述驱动开关及所述第一可控开关导通，所述第二至所述第五可控开关均截止，存储电容被充电，所述驱动开关的控制端的电压等于 数据线输出的数据电压，所述驱动开关的第二端的电压Vs＝Vref-Vth+ΔV，其中，Vref为所述参考电压，Vth为所述驱动开关的阈值电压，ΔV为所述驱动开关的第二端的电压增量；及
在驱动发光阶段，所述驱动开关及所述第五可控开关导通，所述第一至第四可控开关均截止，所述驱动开关的控制端与第二端之间的电压Vgs＝Vdata-Vref+Vth-ΔV，通过所述有机发光二极管的电流I＝K*(Vgs-Vth)2＝K*(Vdata-Vref-ΔV)2，其中Vdata为数据线Data输出的数据电压，K为系数。
其中，所述驱动开关、所述第一可控开关至所述第五可控开关均为NMOS型薄膜晶体管或均为PMOS型薄膜晶体管或为NMOS型薄膜晶体管与PMOS型薄膜晶体管的组合，所述驱动开关、所述第一可控开关至所述第五可控开关的控制端、第一端及第二端分别对应所述薄膜晶体管的栅极、漏极及源极。
为解决上述技术问题，本发明采用的另一个技术方案是：提供一种平面显示装置，所述平面显示装置包括扫描驱动电路，所述扫描驱动电路包括像素补偿电路，所述像素补偿电路包括：
第一可控开关，所述第一可控开关包括控制端、第一端及第二端，所述第一可控开关的控制端连接一第一扫描线，所述第一可控开关的第一端连接一数据线；
驱动开关，所述驱动开关包括控制端、第一端及第二端，所述驱动开关的控制端连接所述第一可控开关的第二端；
第二可控开关，所述第二可控开关包括控制端、第一端及第二端，所述第二可控开关的控制端连接一第二扫描线，所述第二可控开关的第一端连接一第一电压端，所述第二可控开关的第二端连接所述驱动开关的第二端；
有机发光二极管，所述有机发光二极管包括阳极及阴极，所述有机发光二极管的阳极连接所述驱动开关的第二端，所述有机发光二极管的阴极接地；
存储电容，所述存储电容包括第一端及第二端，所述存储电容的第一端连接所述第二可控开关的第二端，所述存储电容的第二端连接所述驱动开关的控制端；
第三可控开关，所述第三可控开关包括控制端、第一端及第二端，所述第三可控开关的控制端连接一第三扫描线，所述第三可控开关的第一端连接所述驱动开关的控制端及所述存储电容的第二端，所述第三可控开关的第二端连接 所述驱动开关的第一端；
第四可控开关，所述第四可控开关包括控制端、第一端及第二端，所述第四可控开关的控制端连接所述第三扫描线，所述第四可控开关的第一端连接所述驱动开关的第一端，所述第四可控开关的第二端连接一参考电压端；及
第五可控开关，所述第五可控开关包括控制端、第一端及第二端，所述第五可控开关的控制端连接一第四扫描线，所述第五可控开关的第一端连接一第二电压端，所述第五可控开关的第二端连接所述驱动开关的第一端。
其中，所述驱动开关、所述第一可控开关至所述第五可控开关均为NMOS型薄膜晶体管或均为PMOS型薄膜晶体管或为NMOS型薄膜晶体管与PMOS型薄膜晶体管的组合，所述驱动开关、所述第一可控开关至所述第五可控开关的控制端、第一端及第二端分别对应所述薄膜晶体管的栅极、漏极及源极。
其中，所述平面显示装置为OLED或LCD。
本发明的有益效果是：区别于现有技术的情况，本发明的所述像素补偿电路及方法通过组合使用多个薄膜晶体管来作用驱动晶体管，以此来避免所述驱动晶体管的阈值电压漂移造成所述有机发光二极管的电流不稳定，以此实现面板亮度显示均匀。
【附图说明】
图1是本发明的像素补偿电路的结构示意图；
图2是本发明的像素补偿电路的波形图；
图3是本发明的像素补偿电路的模拟结果图；
图4是本发明的扫描驱动电路的示意图；
图5是本发明的平面显示装置的示意图。
【具体实施方式】
请参阅图1，是本发明的像素补偿电路的结构示意图。如图1所示，本发明的像素补偿电路包括第一可控开关T1，所述第一可控开关T1包括控制端、第一端及第二端，所述第一可控开关T1的控制端连接一第一扫描线S2，所述第一可控开关T1的第一端连接一数据线Data；
驱动开关T0，所述驱动开关T0包括控制端、第一端及第二端，所述驱动开关T0的控制端连接所述第一可控开关T1的第二端；
第二可控开关T2，所述第二可控开关T2包括控制端、第一端及第二端，所述第二可控开关T2的控制端连接一第二扫描线S4，所述第二可控开关T2的第一端连接一第一电压端VL1，所述第二可控开关T2的第二端连接所述驱动开关T0的第二端；
有机发光二极管D1，所述有机发光二极管D1包括阳极及阴极，所述有机发光二极管D1的阳极连接所述驱动开关T0的第二端，所述有机发光二极管D1的阴极接地；
存储电容C1，所述存储电容C1包括第一端及第二端，所述存储电容C1的第一端连接所述第二可控开关T2的第二端，所述存储电容C1的第二端连接所述驱动开关T0的控制端；
第三可控开关T3，所述第三可控开关T3包括控制端、第一端及第二端，所述第三可控开关T3的控制端连接一第三扫描线S1，所述第三可控开关T3的第一端连接所述驱动开关T0的控制端及所述存储电容C1的第二端，所述第三可控开关T3的第二端连接所述驱动开关T0的第一端；
第四可控开关T4，所述第四可控开关T4包括控制端、第一端及第二端，所述第四可控开关T4的控制端连接所述第三扫描线S1，所述第四可控开关T4的第一端连接所述驱动开关T0的第一端，所述第四可控开关T4的第二端连接一参考电压端VREF；
第五可控开关T5，所述第五可控开关T5包括控制端、第一端及第二端，所述第五可控开关T5的控制端连接一第四扫描线S3，所述第五可控开关T5的第一端连接一第二电压端VDD1，所述第五可控开关T5的第二端连接所述驱动开关T0的第一端。
在本实施例中，所述驱动开关T0、所述第一可控开关至所述第五可控开关T1-T5均为NMOS型薄膜晶体管或均为PMOS型薄膜晶体管或为NMOS型薄膜晶体管与PMOS型薄膜晶体管的组合，所述驱动开关T0、所述第一可控开关至所述第五可控开关T1-T5的控制端、第一端及第二端分别对应所述薄膜晶体管的栅极、漏极及源极。
请参阅图2，是本发明上述实施例的所述像素补偿电路的波形图。图3是本发明上述实施例的所述像素补偿电路的模拟结果图。根据图1至图3获得所述像素补偿电路的工作原理如下(即所述像素补偿方法)：
在重置阶段，驱动开关T0、第二至第四可控开关T2-T4导通，第一T1及 第五可控开关T5截止，所述驱动开关T0的控制端的电压Vg等于参考电压端VREF输出的参考电压Vref，所述驱动开关T0的第二端的电压Vs等于第一电压端VL1输出的第一电压VL；
在阈值电压提取阶段，所述驱动开关T0、所述第三T3及第四可控开关T4导通，所述第一可控开关T1、所述第二可控开关T2及所述第五可控开关T5均截止，所述驱动开关T0的控制端的电压Vg等于所述参考电压Vref，所述驱动开关T0的第二端的电压Vs等于所述参考电压Vref与所述驱动开关T0的阈值电压Vth的差值；
在数据写入阶段，所述驱动开关T0及所述第一可控开关T1导通，所述第二至所述第五可控开关T2-T5均截止，存储电容C1被充电，所述驱动开关T0的控制端的电压Vg等于数据线Data输出的数据电压Vdata，所述驱动开关T0的第二端的电压Vs满足如下关系：
Vs＝Vref-Vth+ΔV   (公式1)，
其中，Vref为所述参考电压，Vth为所述驱动开关的阈值电压，ΔV为所述驱动开关T0的第二端的电压Vs的增量，所述电压增量ΔV是由于所述驱动开关T0的控制端的电压Vg的变化，通过存储电容C1的耦合作用导致所述驱动开关T0的第二端的电压Vs也发生变化；
在驱动发光阶段，所述驱动开关T0及所述第五可控开关T5导通，所述第一至第四可控开关T1-T4均截止，所述驱动开关T0的控制端与第二端之间的电压Vgs满足如下关系：
Vgs＝Vdata-Vref+Vth-ΔV   (公式2)，
通过所述有机发光二极管D1的电流I满足如下关系：I＝K*(Vgs-Vth)2＝K*(Vdata-Vref-ΔV)2   (公式3)，
其中K为系数且满足如下关系：
K＝μCoxW/(2*L)   (公式4)
其中，μ为电子迁移率，Cox为单位面积的薄膜晶体管绝缘层电容；L及W分别为所述驱动开关T0的有效沟道长度及宽度。
由上述公式3及4并结合如下所示的表1可以看出，通过所述有机发光二极管D1的电流与所述驱动开关T0的阈值电压Vth无关。
表1
Vdata Vfb＝0.25V Vfb＝-0.25V ％ Vfb＝0.75V ％
   IOLED IOLED ΔIOLED IOLED ΔIOLED
8.5V 1.02388E-06 1.02357E-06 -0.030276986 1.02233E-06 -0.151384928
6V 7.5025E-07 7.6072E-07 1.395534822 7.4049E-07 -1.3008997
4.5V 3.242E-07 3.3756E-07 4.120913017 3.0991E-07 -4.40777298
3V 2.622E-08 2.857E-08 8.962623951 2.402E-08 -8.390541571
2.2V 1.18E-09 1.2E-09 1.694915254 1.07E-09 -9.322033898
1.8V 2.8E-10 2.9E-10 3.571428571 2.6E-10 -7.142857143
因此，所述像素补偿电路避免了所述驱动开关T0的阈值电压Vth漂移造成所述有机发光二极管D1的电流不稳定，以此实现面板亮度显示均匀。
请参阅图4，为本发明一种扫描驱动电路的示意图。所述扫描驱动电路中包括所述像素补偿电路，用于避免所述扫描驱动电路中的驱动晶体管发生阈值电压漂移，从而造成面板亮度显示不均匀。
请参阅图5，为本发明一种平面显示装置的示意图。所述平面显示装置例如可为OLED或LCD，其包括前述的扫描驱动电路及像素补偿电路，所述具有像素补偿电路的扫描驱动电路设置在所述平面显示装置的周边，例如设置在平面显示装置的两端。
所述像素补偿电路及方法通过组合使用多个薄膜晶体管来作用驱动晶体管，以此来避免所述驱动晶体管的阈值电压漂移造成所述有机发光二极管的电流不稳定，以此实现面板亮度显示均匀。
以上仅为本发明的实施方式，并非因此限制本发明的专利范围，凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本发明的专利保护范围内。

Claims (7)

  1. 一种像素补偿电路，其中，所述像素补偿电路包括：
    第一可控开关，所述第一可控开关包括控制端、第一端及第二端，所述第一可控开关的控制端连接一第一扫描线，所述第一可控开关的第一端连接一数据线；
    驱动开关，所述驱动开关包括控制端、第一端及第二端，所述驱动开关的控制端连接所述第一可控开关的第二端；
    第二可控开关，所述第二可控开关包括控制端、第一端及第二端，所述第二可控开关的控制端连接一第二扫描线，所述第二可控开关的第一端连接一第一电压端，所述第二可控开关的第二端连接所述驱动开关的第二端；
    有机发光二极管，所述有机发光二极管包括阳极及阴极，所述有机发光二极管的阳极连接所述驱动开关的第二端，所述有机发光二极管的阴极接地；
    存储电容，所述存储电容包括第一端及第二端，所述存储电容的第一端连接所述第二可控开关的第二端，所述存储电容的第二端连接所述驱动开关的控制端；
    第三可控开关，所述第三可控开关包括控制端、第一端及第二端，所述第三可控开关的控制端连接一第三扫描线，所述第三可控开关的第一端连接所述驱动开关的控制端及所述存储电容的第二端，所述第三可控开关的第二端连接所述驱动开关的第一端；
    第四可控开关，所述第四可控开关包括控制端、第一端及第二端，所述第四可控开关的控制端连接所述第三扫描线，所述第四可控开关的第一端连接所述驱动开关的第一端，所述第四可控开关的第二端连接一参考电压端；及
    第五可控开关，所述第五可控开关包括控制端、第一端及第二端，所述第五可控开关的控制端连接一第四扫描线，所述第五可控开关的第一端连接一第二电压端，所述第五可控开关的第二端连接所述驱动开关的第一端。
  2. 根据权利要求1所述的像素补偿电路，其中，所述驱动开关、所述第一可控开关至所述第五可控开关均为NMOS型薄膜晶体管或均为PMOS型薄膜晶体管或为NMOS型薄膜晶体管与PMOS型薄膜晶体管的组合，所述驱动开关、所述第一可控开关至所述第五可控开关的控制端、第一端及第二端分别对应所述薄膜晶体管的栅极、漏极及源极。
  3. 一种像素补偿方法，其中，所述像素补偿方法包括：
    在重置阶段，驱动开关、第二至第四可控开关导通，第一及第五可控开关截止，所述驱动开关的控制端的电压等于参考电压端输出的参考电压，所述驱动开关的第二端的电压等于第一电压端输出的第一电压；
    在阈值电压提取阶段，所述驱动开关、所述第三及第四可控开关导通，所述第一可控开关、所述第二可控开关及所述第五可控开关均截止，所述驱动开关的控制端的电压等于所述参考电压，所述驱动开关的第二端的电压等于所述参考电压与所述驱动开关的阈值电压的差值；
    在数据写入阶段，所述驱动开关及所述第一可控开关导通，所述第二至所述第五可控开关均截止，存储电容被充电，所述驱动开关的控制端的电压等于数据线输出的数据电压，所述驱动开关的第二端的电压Vs＝Vref-Vth+△V，其中，Vref为所述参考电压，Vth为所述驱动开关的阈值电压，△V为所述驱动开关的第二端的电压增量；及
    在驱动发光阶段，所述驱动开关及所述第五可控开关导通，所述第一至第四可控开关均截止，所述驱动开关的控制端与第二端之间的电压Vgs＝Vdata-Vref+Vth-△V，通过所述有机发光二极管的电流I＝K*(Vgs-Vth)2＝K*(Vdata-Vref-△V)2，其中Vdata为数据线Data输出的数据电压，K为系数。
  4. 根据权利要求3所述的像素补偿方法，其中，所述驱动开关、所述第一可控开关至所述第五可控开关均为NMOS型薄膜晶体管或均为PMOS型薄膜晶体管或为NMOS型薄膜晶体管与PMOS型薄膜晶体管的组合，所述驱动开关、所述第一可控开关至所述第五可控开关的控制端、第一端及第二端分别对应所述薄膜晶体管的栅极、漏极及源极。
  5. 一种平面显示装置，其中，所述平面显示装置包括扫描驱动电路，所述扫描驱动电路包括像素补偿电路，所述像素补偿电路包括：
    第一可控开关，所述第一可控开关包括控制端、第一端及第二端，所述第一可控开关的控制端连接一第一扫描线，所述第一可控开关的第一端连接一数据线；
    驱动开关，所述驱动开关包括控制端、第一端及第二端，所述驱动开关的控制端连接所述第一可控开关的第二端；
    第二可控开关，所述第二可控开关包括控制端、第一端及第二端，所述第 二可控开关的控制端连接一第二扫描线，所述第二可控开关的第一端连接一第一电压端，所述第二可控开关的第二端连接所述驱动开关的第二端；
    有机发光二极管，所述有机发光二极管包括阳极及阴极，所述有机发光二极管的阳极连接所述驱动开关的第二端，所述有机发光二极管的阴极接地；
    存储电容，所述存储电容包括第一端及第二端，所述存储电容的第一端连接所述第二可控开关的第二端，所述存储电容的第二端连接所述驱动开关的控制端；
    第三可控开关，所述第三可控开关包括控制端、第一端及第二端，所述第三可控开关的控制端连接一第三扫描线，所述第三可控开关的第一端连接所述驱动开关的控制端及所述存储电容的第二端，所述第三可控开关的第二端连接所述驱动开关的第一端；
    第四可控开关，所述第四可控开关包括控制端、第一端及第二端，所述第四可控开关的控制端连接所述第三扫描线，所述第四可控开关的第一端连接所述驱动开关的第一端，所述第四可控开关的第二端连接一参考电压端；及
    第五可控开关，所述第五可控开关包括控制端、第一端及第二端，所述第五可控开关的控制端连接一第四扫描线，所述第五可控开关的第一端连接一第二电压端，所述第五可控开关的第二端连接所述驱动开关的第一端。
  6. 根据权利要求5所述的平面显示装置，其中，所述驱动开关、所述第一可控开关至所述第五可控开关均为NMOS型薄膜晶体管或均为PMOS型薄膜晶体管或为NMOS型薄膜晶体管与PMOS型薄膜晶体管的组合，所述驱动开关、所述第一可控开关至所述第五可控开关的控制端、第一端及第二端分别对应所述薄膜晶体管的栅极、漏极及源极。
  7. 根据权利要求5所述的平面显示装置，其中，所述平面显示装置为OLED或LCD。
PCT/CN2016/074555 2016-01-29 2016-02-25 像素补偿电路、方法及平面显示装置 WO2017128468A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/024,853 US10019943B2 (en) 2016-01-29 2016-02-25 Pixel compensation circuits, scanning driving circuits and flat display devices

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610064270.8A CN105528992A (zh) 2016-01-29 2016-01-29 像素补偿电路、方法、扫描驱动电路及平面显示装置
CN201610064270.8 2016-01-29

Publications (1)

Publication Number Publication Date
WO2017128468A1 true WO2017128468A1 (zh) 2017-08-03

Family

ID=55771175

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/074555 WO2017128468A1 (zh) 2016-01-29 2016-02-25 像素补偿电路、方法及平面显示装置

Country Status (3)

Country Link
US (1) US10019943B2 (zh)
CN (1) CN105528992A (zh)
WO (1) WO2017128468A1 (zh)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107093401B (zh) 2016-11-22 2019-06-11 武汉华星光电技术有限公司 像素驱动电路
CN106910467A (zh) 2017-04-28 2017-06-30 深圳市华星光电技术有限公司 像素驱动电路、显示面板及像素驱动方法
CN107274830B (zh) 2017-07-12 2019-07-02 上海天马有机发光显示技术有限公司 一种像素电路、其驱动方法及有机电致发光显示面板
CN107256690B (zh) 2017-07-31 2019-11-19 上海天马有机发光显示技术有限公司 一种电致发光显示面板、其驱动方法及显示装置
CN107945764B (zh) * 2018-01-08 2020-06-09 惠科股份有限公司 显示面板的驱动电路、显示装置及显示面板的驱动方法
CN109117733B (zh) * 2018-07-17 2020-06-30 武汉华星光电半导体显示技术有限公司 一种指纹识别oled显示面板及显示装置
US11289022B2 (en) * 2018-07-24 2022-03-29 Chongqing Boe Optoelectronics Technology Co., Ltd. Pixel driving circuit, method, and display apparatus
CN117765880A (zh) * 2019-01-18 2024-03-26 京东方科技集团股份有限公司 像素电路、驱动方法、电致发光显示面板及显示装置
CN109712570B (zh) 2019-03-08 2020-12-08 京东方科技集团股份有限公司 一种像素驱动电路及其驱动方法、显示装置
US11442572B2 (en) 2019-10-17 2022-09-13 Samsung Electronics Co., Ltd. Touch display controller and touch display system including the same
CN115023756B (zh) * 2021-07-30 2023-10-20 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示面板

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7038392B2 (en) * 2003-09-26 2006-05-02 International Business Machines Corporation Active-matrix light emitting display and method for obtaining threshold voltage compensation for same
CN100550102C (zh) * 2005-11-14 2009-10-14 索尼株式会社 显示设备及其驱动方法
CN104036732A (zh) * 2014-05-28 2014-09-10 友达光电股份有限公司 像素补偿电路
CN104282263A (zh) * 2014-09-25 2015-01-14 京东方科技集团股份有限公司 像素电路及其驱动方法、显示面板和显示装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6858989B2 (en) * 2001-09-20 2005-02-22 Emagin Corporation Method and system for stabilizing thin film transistors in AMOLED displays
US8004477B2 (en) 2005-11-14 2011-08-23 Sony Corporation Display apparatus and driving method thereof
CN102222468A (zh) * 2011-06-23 2011-10-19 华南理工大学 有源有机发光二极管显示器交流像素驱动电路及驱动方法
KR101476880B1 (ko) * 2011-09-29 2014-12-29 엘지디스플레이 주식회사 유기발광다이오드 표시장치
KR102006382B1 (ko) * 2013-04-17 2019-08-02 삼성디스플레이 주식회사 화소, 이를 포함하는 표시장치 및 그 구동 방법
TWI512708B (zh) * 2014-05-05 2015-12-11 Au Optronics Corp 畫素補償電路
CN104036731B (zh) * 2014-06-13 2016-03-23 京东方科技集团股份有限公司 像素电路和显示装置
CN106128360B (zh) * 2016-09-08 2018-11-13 京东方科技集团股份有限公司 像素电路、显示面板、显示设备及驱动方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7038392B2 (en) * 2003-09-26 2006-05-02 International Business Machines Corporation Active-matrix light emitting display and method for obtaining threshold voltage compensation for same
CN100550102C (zh) * 2005-11-14 2009-10-14 索尼株式会社 显示设备及其驱动方法
CN104036732A (zh) * 2014-05-28 2014-09-10 友达光电股份有限公司 像素补偿电路
CN104282263A (zh) * 2014-09-25 2015-01-14 京东方科技集团股份有限公司 像素电路及其驱动方法、显示面板和显示装置

Also Published As

Publication number Publication date
US10019943B2 (en) 2018-07-10
CN105528992A (zh) 2016-04-27
US20180040275A1 (en) 2018-02-08

Similar Documents

Publication Publication Date Title
WO2017128468A1 (zh) 像素补偿电路、方法及平面显示装置
US10885845B2 (en) OLED pixel driving circuit, driving method thereof and display device including the same
WO2020211688A1 (zh) 像素驱动电路及方法、显示面板
JP6117232B2 (ja) 画素ユニット駆動回路と方法、画素ユニット及び表示装置
US9978308B2 (en) Pixel voltage compensation circuit
WO2018045667A1 (zh) Amoled像素驱动电路及驱动方法
WO2016155053A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2017128467A1 (zh) 像素补偿电路、方法及平面显示装置
WO2017128469A1 (zh) 像素补偿电路、方法及平面显示装置
TW201606738A (zh) 主動式有機發光二極體顯示器的像素電路
US11341912B2 (en) Pixel circuit and method for driving the same, display panel and display device
US10891898B2 (en) Pixel circuit for top-emitting AMOLED panel and driving method thereof
WO2017012075A1 (zh) 像素电路及其驱动方法、显示面板
WO2017128474A1 (zh) 像素补偿电路、方法及平面显示装置
TWI667645B (zh) 畫素電路及其驅動方法、顯示裝置
US20190189057A1 (en) Display device, array substrate, pixel circuit and drive method thereof
WO2020062811A1 (zh) 像素电路及其驱动方法、显示面板、显示装置
US10650755B2 (en) Pixel compensation circuit, scan driving circuit and display panel
WO2020177258A1 (zh) 像素驱动电路及显示面板
WO2020252913A1 (zh) 像素驱动电路及显示面板
US10262595B2 (en) Pixel circuit, control method thereof, and display panel
US11170711B1 (en) Pixel driving circuit and display panel
WO2020177253A1 (zh) 像素驱动电路及显示面板
WO2020173033A1 (zh) 像素驱动电路及显示面板
WO2020199405A1 (zh) 像素驱动电路及显示面板

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 15024853

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16887352

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16887352

Country of ref document: EP

Kind code of ref document: A1