WO2017059739A1 - 横向扩散金属氧化物半导体场效应管 - Google Patents

横向扩散金属氧化物半导体场效应管 Download PDF

Info

Publication number
WO2017059739A1
WO2017059739A1 PCT/CN2016/095902 CN2016095902W WO2017059739A1 WO 2017059739 A1 WO2017059739 A1 WO 2017059739A1 CN 2016095902 W CN2016095902 W CN 2016095902W WO 2017059739 A1 WO2017059739 A1 WO 2017059739A1
Authority
WO
WIPO (PCT)
Prior art keywords
conductivity type
well region
effect transistor
oxide semiconductor
semiconductor field
Prior art date
Application number
PCT/CN2016/095902
Other languages
English (en)
French (fr)
Inventor
祁树坤
孙贵鹏
Original Assignee
无锡华润上华半导体有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 无锡华润上华半导体有限公司 filed Critical 无锡华润上华半导体有限公司
Priority to EP16853045.9A priority Critical patent/EP3361511A4/en
Priority to JP2018517876A priority patent/JP6618615B2/ja
Priority to US15/766,082 priority patent/US10199495B2/en
Priority to KR1020187012618A priority patent/KR20180059931A/ko
Publication of WO2017059739A1 publication Critical patent/WO2017059739A1/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/063—Reduced surface field [RESURF] pn-junction structures
    • H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823493—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/063—Reduced surface field [RESURF] pn-junction structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0873—Drain regions
    • H01L29/0882—Disposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H01L29/404—Multiple field plate structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692—Surface layout

Definitions

  • This invention relates to semiconductor processes, and more particularly to a laterally diffused metal oxide semiconductor field effect transistor having a RESURF (Reduced Surface Electric Field) structure.
  • RESURF Reduced Surface Electric Field
  • the basic structure using the RESURF (Reduced Surface Electric Field) principle consists of a low doped P-type substrate and a low doped N-type epitaxial layer. A P well is formed on the epitaxial layer and N+, P+ are implanted to form a lateral P-well/N-epi junction and a longitudinal P-sub/N-epi junction. Due to the higher doping concentration at both ends of the lateral junction, the breakdown voltage is lower than the longitudinal junction.
  • the basic principle of RESURF is to make the epitaxial layer completely depleted before the lateral junction reaches the critical avalanche breakdown electric field by using the interaction of the lateral junction and the longitudinal junction. By reasonably optimizing the device parameters, the breakdown of the device occurs in the longitudinal junction, thereby Reduce the effect of the surface electric field.
  • the conventional RESURF structure achieves the required withstand voltage by adjusting the N-P type impurity concentration in the drift region to meet the RESURF requirement. And the on-resistance is required to be as small as possible to reduce the switching loss.
  • a conventional RESURF structure laterally diffused metal oxide semiconductor field effect transistor (LDMOSFET) is provided with a floating P-ring in the drift region, but during the switching process, the floating layer P-ring cannot be released in time. The small sub-charge generated by one switching cycle, so the charge accumulation effect in the next cycle tends to result in higher gate-drain capacitance (Cgd) and poor dynamic characteristics of the device.
  • LDMOSFET laterally diffused metal oxide semiconductor field effect transistor
  • a laterally diffused metal oxide semiconductor field effect transistor comprising: a substrate; a first conductivity type well region; a second conductivity type well region; the first conductivity type and the second conductivity type being opposite conductivity types; , in the first conductivity type well region; a source, located in the second conductivity type well region; a gate spanning the surface of the first conductivity type well region and the second conductivity type well region; a layer ring disposed at the top of the first conductivity type well region between the gate and the drain; and a plurality of trench polysilicon electrodes each extending through the floating layer ring Into the first conductivity type well region.
  • the laterally diffused metal oxide semiconductor field effect transistor has a trench polysilicon electrode disposed in the floating layer ring, and the potential of the floating layer ring is relatively stable due to capacitive coupling of the trench polysilicon electrode, and the gate-drain capacitance is lowered. Cgd helps to improve the dynamic characteristics of the device.
  • Figure 1 is a cross-sectional view showing a laterally diffused metal oxide semiconductor field effect transistor in an embodiment.
  • the vocabulary of the semiconductor field used herein is a technical vocabulary commonly used by those skilled in the art, for example, for P-type and N-type impurities, to distinguish the doping concentration, the simple P+ type represents a heavily doped concentration of the P-type, and the P-type represents P type with doping concentration, P-type represents P type with light doping concentration, N+ type represents N type with heavy doping concentration, N type represents N type with medium doping concentration, and N type represents light doping concentration N type.
  • FIG. 1 is a cross-sectional view showing a laterally diffused metal oxide semiconductor field effect transistor in an embodiment.
  • the N-type is defined as the first conductivity type
  • the P-type is the second conductivity type.
  • the lateral diffusion metal-oxide-semiconductor field effect transistor includes the P-type substrate 10 and the P-type liner.
  • N-well 30 as a drift region (ie, a first type of well-type well region), and shallow well 32 (also an N-well) in N-well 30
  • An N+ drain 44 disposed in the shallow well 32, an N+ source 42 disposed in the P well 20, and a P+ body region 48 in the P well 20, a gate disposed on a surface of the junction of the P well 20 and the N well 30 46, further comprising a floating layer P-ring 50 disposed on top of the N-well 30 and between the gate 46 and the shallow well 32, and a trench polysilicon electrode 60 extending through the floating layer P-ring 50 into the N-well 30 .
  • the trench polysilicon electrode 60 includes a silicon oxide outer wall 64 and polysilicon 62 filled in the outer silicon oxide wall 64.
  • a trench polysilicon electrode 60 is disposed in the floating layer P-type ring 50, and the floating layer P-type ring 50 is formed by capacitive coupling of the trench polysilicon electrode 60.
  • the potential is relatively stable and the gate-drain capacitance Cgd is lowered, which helps to improve the dynamic characteristics of the device.
  • the trench polysilicon electrode 60 includes a silicon oxide outer wall 64 and polysilicon 62 that is filled in the outer silicon oxide wall 64. Due to the material properties of the outer wall 64 of the silicon oxide, the critical electric field is higher (three times the electric field in the silicon), the influence of the additional electric field introduced in the floating layer P-ring 50 on the total electric field of the device is weakened, and the withstand voltage of the device is improved. .
  • trench polysilicon electrodes 60 adjacent to the side of the gate 46 are electrically connected to the gate 46. This increases the majority carrier concentration in the JFET region when the device is turned on, which helps to reduce the on-resistance Rsp of the device.
  • the trench polysilicon electrode 60 other than the trench polysilicon electrode 60 electrically connected to the gate 46 remains in a floating state and is not electrically connected to the gate.
  • the gate 46 of the device is grounded with the source 42 (the drain 44 is at a high potential), and the trench polysilicon electrodes 60 electrically connected to the gate 46 are grounded, which can increase holes.
  • the concentration contributes to the depletion of the N well 30, so that the doping concentration of the N well 30 can be appropriately increased at the time of manufacture, and the on-resistance Rsp can be further lowered.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Composite Materials (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

一种横向扩散金属氧化物半导体场效应管，包括衬底（10）、第一导电类型阱区（30）、第二导电类型阱区（20）、第一导电类型阱区内的漏极（44）、第二导电类型阱区内的源极（42）和体区（48）、跨设于所述第一导电类型阱区（30）和第二导电类型阱区（20）表面的栅极（46），还包括设于所述第一导电类型阱区（30）顶部、且位于所述栅极（46）和漏极（44）之间的浮层环（50），以及多个贯穿所述浮层环（50）伸入所述第一导电类型阱区（30）内的沟槽多晶硅电极（60）。

Description

横向扩散金属氧化物半导体场效应管
【技术领域】
本发明涉及半导体工艺，特别是涉及一种具有RESURF（降低表面电场）结构的横向扩散金属氧化物半导体场效应管。
【背景技术】
采用RESURF（降低表面电场）原理的基本结构由低掺杂的P型衬底和低掺杂的N型外延层组成。在外延层上形成P阱并注入N+、P+，形成一个横向的P-well/N-epi结和一个纵向的P-sub/N-epi结。由于横向结两端有着更高的掺杂浓度，因此击穿电压比纵向结更低。RESURF的基本原理是利用横向结和纵向结的相互作用，使外延层在横向结达到临界雪崩击穿电场前完全耗尽，通过合理优化器件参数使得器件的击穿发生在纵向结，从而起到降低表面电场的作用。
传统的RESURF结构，通过调整漂移区的N-P型杂质浓度，以满足RESURF要求，达到所需耐压。并且要求导通电阻尽可能的小，以减小开关损耗。一种传统的RESURF结构横向扩散金属氧化物半导体场效应管（LDMOSFET）在漂移区设有浮层（floating）P型环，但器件在开关过程中，由于该浮层P型环无法及时释放上一开关周期所产生的少子电荷，因此在下一周期中电荷累加效应容易会导致栅-漏极电容（Cgd）较高和器件的动态特性不佳。
【发明内容】
基于此，有必要针对传统具浮层P型环的RESURF结构Cgd较高和动态特性不佳的问题，提供一种具有RESURF结构的横向扩散金属氧化物半导体场效应管。
一种横向扩散金属氧化物半导体场效应管，包括：衬底；第一导电类型阱区；第二导电类型阱区；所述第一导电类型和第二导电类型为相反的导电类型；漏极，位于所述第一导电类型阱区内；源极，位于所述第二导电类型阱区内；栅极，跨设于所述第一导电类型阱区和第二导电类型阱区表面；浮层环，设于所述第一导电类型阱区顶部，且位于所述栅极和漏极之间；以及多个沟槽多晶硅电极，每个所述沟槽多晶硅电极贯穿所述浮层环伸入所述第一导电类型阱区内。
上述横向扩散金属氧化物半导体场效应管，在浮层环中设置了沟槽多晶硅电极，由于沟槽多晶硅电极的容性耦合，使得浮层环的电位相对稳定，并且降低了栅-漏极电容Cgd，有助于改善器件的动态特性。
【附图说明】
为了更清楚地说明本发明实施例或现有技术中的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他实施例的附图。
图1是一实施例中横向扩散金属氧化物半导体场效应管的剖面示意图。
【具体实施方式】
为了便于理解本发明，下面将参照相关附图对本发明进行更全面的描述。附图中给出了本发明的首选实施例。但是，本发明可以以许多不同的形式来实现，并不限于本文所描述的实施例。相反地，提供这些实施例的目的是使对本发明的公开内容更加透彻全面。
除非另有定义，本文所使用的所有的技术和科学术语与属于本发明的技术领域的技术人员通常理解的含义相同。本文中在本发明的说明书中所使用的术语只是为了描述具体的实施例的目的，不是旨在于限制本发明。本文所使用的术语“及／或”包括一个或多个相关的所列项目的任意的和所有的组合。
本文所使用的半导体领域词汇为本领域技术人员常用的技术词汇，例如对于P型和N型杂质，为区分掺杂浓度，简易的将P+型代表重掺杂浓度的P型，P型代表中掺杂浓度的P型，P-型代表轻掺杂浓度的P型，N+型代表重掺杂浓度的N型，N型代表中掺杂浓度的N型，N-型代表轻掺杂浓度的N型。
图1是一实施例中横向扩散金属氧化物半导体场效应管的剖面示意图。在该实施例中，定义N型为第一导电类型为，P型为第二导电类型为，相应地该横向扩散金属氧化物半导体场效应管（LDMOS）包括P型衬底10、P型衬底10上的P阱20（即第二类导电型阱区）、作为漂移区的N阱30（即第一类导电型阱区）、N阱30内的浅阱32（也为N阱）、设于浅阱32内的N+漏极44、设于P阱20内的N+源极42以及P阱20内的P+体区48、设于P阱20和N阱30交界处表面的栅极46，还包括设于N阱30顶部、且位于栅极46和浅阱32之间的浮层P型环50，以及贯穿浮层P型环50伸入N阱30内的沟槽多晶硅电极60。该沟槽多晶硅电极60包括氧化硅外壁64和填充于氧化硅外壁64内的多晶硅62。
上述具有RESURF结构的横向扩散金属氧化物半导体场效应管，在浮层P型环50中设置了沟槽多晶硅电极60，由于沟槽多晶硅电极60的容性耦合，使得浮层P型环50的电位相对稳定，并且降低了栅-漏极电容Cgd，有助于改善器件的动态特性。
在其中一个实施例中，沟槽多晶硅电极60包括氧化硅外壁64和填充于氧化硅外壁64内的多晶硅62。由于氧化硅外壁64的材料性质使得其临界电场较高（三倍于硅中的电场），减弱了浮层P型环50中引入的附加电场对器件总电场的影响，提高了器件的耐压。
在其中一个实施例中，将沟槽多晶硅电极60中靠近栅极46一侧的数个与栅极46电性连接在一起。这样在器件开态时相当于增加了JFET区的多数载流子浓度，有助于降低器件的导通电阻Rsp。
在其中一个实施例中，除与栅极46电性连接的沟槽多晶硅电极60以外的沟槽多晶硅电极60仍保持浮动（floating）状态、不与栅极电性连接。在器件关态时，器件的栅极46会与源极42一起接地（漏极44为高电位），此时那些与栅极46电性连接的沟槽多晶硅电极60接地，这样可以增加空穴浓度，有助于耗尽N阱30，因此可以在制造时适当增加N阱30的掺杂浓度，进一步降低导通电阻Rsp。
以上所述实施例仅表达了本发明的几种实施方式，其描述较为具体和详细，但并不能因此而理解为对本发明专利范围的限制。应当指出的是，对于本领域的普通技术人员来说，在不脱离本发明构思的前提下，还可以做出若干变形和改进，这些都属于本发明的保护范围。因此，本发明专利的保护范围应以所附权利要求为准。

Claims (9)

  1. 一种横向扩散金属氧化物半导体场效应管，包括：
    衬底；
    第一导电类型阱区；
    第二导电类型阱区；所述第一导电类型和第二导电类型为相反的导电类型；
    漏极，位于所述第一导电类型阱区内；
    源极，位于所述第二导电类型阱区内；
    栅极，跨设于所述第一导电类型阱区和第二导电类型阱区表面；
    浮层环，设于所述第一导电类型阱区顶部，且位于所述栅极和漏极之间；以及
    多个沟槽多晶硅电极，每个所述沟槽多晶硅电极贯穿所述浮层环伸入所述第一导电类型阱区内。
  2. 根据权利要求1所述的横向扩散金属氧化物半导体场效应管，其特征在于，所述第一导电类型阱区还包括设于其内部的浅阱，所述漏极设于所述浅阱内，所述浮层环是设于所述浅阱和栅极之间。
  3. 根据权利要求1所述的横向扩散金属氧化物半导体场效应管，其特征在于，靠近所述栅极一侧的至少一个沟槽多晶硅电极与所述栅极电性连接。
  4. 根据权利要求3所述的横向扩散金属氧化物半导体场效应管，其特征在于，除与栅极电性连接的沟槽多晶硅电极以外的沟槽多晶硅电极仍保持浮动状态、不与栅极电性连接。
  5. 根据权利要求1所述的横向扩散金属氧化物半导体场效应管，其特征在于，所述第一导电类型为N型，所述第二导电类型为P型，所述漏极为N+漏极，所述源极为N+源极，所述浮层环是浮层P型环。
  6. 根据权利要求1所述的横向扩散金属氧化物半导体场效应管，其特征在于，还包括位于所述第二导电类型阱区内的体区。
  7. 根据权利要求6所述的横向扩散金属氧化物半导体场效应管，其特征在于，所述第一导电类型为N型，所述第二导电类型为P型，所述漏极为N+漏极，所述源极为N+源极，所述浮层环是浮层P型环所述体区为P+体区。
  8. 根据权利要求6所述的横向扩散金属氧化物半导体场效应管，其特征在于，所述体区设于源极远离所述栅极的一侧。
  9. 根据权利要求1所述的横向扩散金属氧化物半导体场效应管，其特征在于，每个所述沟槽多晶硅电极包括氧化硅外壁和填充于所述氧化硅外壁内的多晶硅。
PCT/CN2016/095902 2015-10-08 2016-08-18 横向扩散金属氧化物半导体场效应管 WO2017059739A1 (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP16853045.9A EP3361511A4 (en) 2015-10-08 2016-08-18 LATERAL DIFFUSED METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR
JP2018517876A JP6618615B2 (ja) 2015-10-08 2016-08-18 横方向拡散金属酸化物半導体電界効果トランジスタ
US15/766,082 US10199495B2 (en) 2015-10-08 2016-08-18 Laterally diffused metal-oxide semiconductor field-effect transistor
KR1020187012618A KR20180059931A (ko) 2015-10-08 2016-08-18 수평 확산형 금속-산화물 반도체 전계-효과 트랜지스터

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510647166.7 2015-10-08
CN201510647166.7A CN106571388B (zh) 2015-10-08 2015-10-08 具有resurf结构的横向扩散金属氧化物半导体场效应管

Publications (1)

Publication Number Publication Date
WO2017059739A1 true WO2017059739A1 (zh) 2017-04-13

Family

ID=58487259

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/095902 WO2017059739A1 (zh) 2015-10-08 2016-08-18 横向扩散金属氧化物半导体场效应管

Country Status (6)

Country Link
US (1) US10199495B2 (zh)
EP (1) EP3361511A4 (zh)
JP (1) JP6618615B2 (zh)
KR (1) KR20180059931A (zh)
CN (1) CN106571388B (zh)
WO (1) WO2017059739A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10249707B2 (en) * 2015-04-08 2019-04-02 Csmc Technologies Fab2 Co., Ltd. Laterally diffused metal oxide semiconductor field-effect transistor and manufacturing method therefor

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018125518A (ja) * 2017-02-03 2018-08-09 ソニーセミコンダクタソリューションズ株式会社 トランジスタ、製造方法
CN107546274B (zh) * 2017-08-22 2020-01-17 电子科技大学 一种具有阶梯型沟槽的ldmos器件
TWI635611B (zh) * 2017-09-25 2018-09-11 新唐科技股份有限公司 高壓半導體元件
CN113130632B (zh) 2019-12-31 2022-08-12 无锡华润上华科技有限公司 横向扩散金属氧化物半导体器件及其制备方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1632931A (zh) * 2004-12-23 2005-06-29 上海华虹（集团）有限公司 提高表面降场型ldmos器件耐压的工艺
US20090294849A1 (en) * 2008-05-30 2009-12-03 Freescale Semiconductor, Inc. Resurf semiconductor device charge balancing
CN102403350A (zh) * 2010-09-07 2012-04-04 上海华虹Nec电子有限公司 Ldmos高压器件结构及制备方法
US20130069712A1 (en) * 2011-09-15 2013-03-21 Tanya Trajkovic Power semiconductor devices and fabrication methods
CN103441145A (zh) * 2013-08-02 2013-12-11 无锡华润上华半导体有限公司 半导体器件及其形成方法、启动电路及开关电源
CN103515439A (zh) * 2012-06-29 2014-01-15 力士科技股份有限公司 沟槽式金属氧化物半导体场效应管

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05121738A (ja) * 1991-10-24 1993-05-18 Fuji Electric Co Ltd Ｍｉｓｆｅｔを有する半導体装置
JP2850852B2 (ja) * 1996-05-30 1999-01-27 日本電気株式会社 半導体装置
JP3061023B2 (ja) * 1997-11-28 2000-07-10 日本電気株式会社 半導体装置
JP3971062B2 (ja) * 1999-07-29 2007-09-05 株式会社東芝 高耐圧半導体装置
JP4042530B2 (ja) * 2002-10-30 2008-02-06 富士電機デバイステクノロジー株式会社 半導体装置
US8080848B2 (en) * 2006-05-11 2011-12-20 Fairchild Semiconductor Corporation High voltage semiconductor device with lateral series capacitive structure
US7795671B2 (en) * 2007-01-04 2010-09-14 Fairchild Semiconductor Corporation PN junction and MOS capacitor hybrid RESURF transistor
DE102007020659B4 (de) * 2007-04-30 2012-02-23 Infineon Technologies Austria Ag Halbleiterbauelement und Verfahren zur Herstellung desselben
US8115253B2 (en) * 2009-09-10 2012-02-14 United Microelectronics Corp. Ultra high voltage MOS transistor device
US8174070B2 (en) * 2009-12-02 2012-05-08 Alpha And Omega Semiconductor Incorporated Dual channel trench LDMOS transistors and BCD process with deep trench isolation
US20110241114A1 (en) * 2010-04-02 2011-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. High voltage mos transistor
US9245997B2 (en) * 2013-08-09 2016-01-26 Magnachip Semiconductor, Ltd. Method of fabricating a LDMOS device having a first well depth less than a second well depth
JP6279346B2 (ja) * 2014-02-27 2018-02-14 ルネサスエレクトロニクス株式会社 半導体装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1632931A (zh) * 2004-12-23 2005-06-29 上海华虹（集团）有限公司 提高表面降场型ldmos器件耐压的工艺
US20090294849A1 (en) * 2008-05-30 2009-12-03 Freescale Semiconductor, Inc. Resurf semiconductor device charge balancing
CN102403350A (zh) * 2010-09-07 2012-04-04 上海华虹Nec电子有限公司 Ldmos高压器件结构及制备方法
US20130069712A1 (en) * 2011-09-15 2013-03-21 Tanya Trajkovic Power semiconductor devices and fabrication methods
CN103515439A (zh) * 2012-06-29 2014-01-15 力士科技股份有限公司 沟槽式金属氧化物半导体场效应管
CN103441145A (zh) * 2013-08-02 2013-12-11 无锡华润上华半导体有限公司 半导体器件及其形成方法、启动电路及开关电源

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10249707B2 (en) * 2015-04-08 2019-04-02 Csmc Technologies Fab2 Co., Ltd. Laterally diffused metal oxide semiconductor field-effect transistor and manufacturing method therefor

Also Published As

Publication number Publication date
KR20180059931A (ko) 2018-06-05
CN106571388B (zh) 2018-10-12
JP2018530922A (ja) 2018-10-18
US10199495B2 (en) 2019-02-05
EP3361511A1 (en) 2018-08-15
EP3361511A4 (en) 2019-06-19
JP6618615B2 (ja) 2019-12-11
CN106571388A (zh) 2017-04-19
US20180286976A1 (en) 2018-10-04

Similar Documents

Publication Publication Date Title
US9837400B2 (en) JEFT and LDMOS transistor formed using deep diffusion regions
KR101128694B1 (ko) 반도체 장치
US9543451B2 (en) High voltage junction field effect transistor
US7569884B2 (en) LDMOS transistor
WO2017059739A1 (zh) 横向扩散金属氧化物半导体场效应管
TW201401521A (zh) 橫向電晶體及其製造方法
KR101755718B1 (ko) 수평형 디모스 소자 및 그 제조 방법
US8482066B2 (en) Semiconductor device
US10014392B2 (en) Laterally diffused metal-oxide-semiconductor field-effect transistor
CN107564965B (zh) 一种横向双扩散mos器件
CN104183596B (zh) 静电放电保护结构
TWI550883B (zh) 橫向雙擴散金氧半導體元件及減少表面電場的結構
CN103872054B (zh) 一种集成器件及其制造方法、分立器件、cdmos
CN107546274B (zh) 一种具有阶梯型沟槽的ldmos器件
CN106887451B (zh) 超结器件及其制造方法
US20060145249A1 (en) LDMOS transistor
US20150115362A1 (en) Lateral Diffused Metal Oxide Semiconductor
CN108258050A (zh) 高k介质沟槽横向超结双扩散金属氧化物元素半导体场效应管及其制作方法
CN102386227B (zh) 双向表面电场减弱的漏极隔离dddmos晶体管及方法
CN103762241B (zh) 一种梳状栅纵向沟道soi ldmos单元
US10008594B2 (en) High voltage semiconductor device
KR20110078885A (ko) 수평형 디모스 트랜지스터
CN107180856B (zh) 一种pmos器件结构
WO2018040871A1 (zh) 集成耗尽型结型场效应晶体管的器件
CN101847659A (zh) 横向双扩散金属氧化物半导体

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16853045

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 15766082

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2018517876

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20187012618

Country of ref document: KR

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2016853045

Country of ref document: EP