WO2016176889A1 - 阵列基板及液晶显示面板 - Google Patents

阵列基板及液晶显示面板 Download PDF

Info

Publication number
WO2016176889A1
WO2016176889A1 PCT/CN2015/080874 CN2015080874W WO2016176889A1 WO 2016176889 A1 WO2016176889 A1 WO 2016176889A1 CN 2015080874 W CN2015080874 W CN 2015080874W WO 2016176889 A1 WO2016176889 A1 WO 2016176889A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel electrode
line
substrate
pixel
pixel unit
Prior art date
Application number
PCT/CN2015/080874
Other languages
English (en)
French (fr)
Inventor
叶岩溪
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Priority to US14/771,693 priority Critical patent/US20180045998A1/en
Publication of WO2016176889A1 publication Critical patent/WO2016176889A1/zh

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1337—Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers
    • G02F1/133707—Structures for producing distorted electric fields, e.g. bumps, protrusions, recesses, slits in pixel electrodes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133509—Filters, e.g. light shielding masks
    • G02F1/133514—Colour filters
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
    • G02F2201/123—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode pixel

Definitions

  • the present invention relates to the field of liquid crystal display, and in particular to an array substrate and a liquid crystal display panel.
  • the liquid crystal display panel of the liquid crystal display device is generally provided in a multi-domain display to expand the display viewing angle of the liquid crystal display panel.
  • FIG. 1 is a schematic structural view of a conventional liquid crystal display panel.
  • the liquid crystal display panel 10 includes a color filter substrate 11 , an array substrate 12 , and a liquid crystal layer 13 disposed between the color filter substrate 11 and the array substrate 12 .
  • the pixel electrode 14 is provided on the inner surface of the array substrate 11.
  • FIG. 2 is a cross-sectional view taken along line A-A' of FIG. 1.
  • the pixel electrode 14 includes a pixel electrode trunk 141 and pixel electrode branches 142 extending in four directions to realize four-domain display of the liquid crystal display panel 10.
  • the line width and the line pitch of the pixel electrode branch 142 of the conventional pixel electrode 14 are both constant, for example, the line width of the pixel electrode branch 142 is 3.5 ⁇ m, and the line pitch of the adjacent pixel electrode branch 142 is 3 ⁇ m.
  • the design of the existing equal-linewidth, equal-line pixel electrode branch 142 makes the design of the pixel electrode simple, and the implementation of the process and the detection of the process are more convenient.
  • the design of the pixel electrode branch 142 does not take into account the electric field non-uniformity at the intersection of the pixel electrode branches, and the uneven electric field tends to lower the overall liquid crystal display efficiency of the liquid crystal display panel and affect the display quality of the liquid crystal display panel 10. .
  • An object of the present invention is to provide an array substrate and a liquid crystal display panel capable of improving display efficiency and display quality of a liquid crystal display panel, and to solve the problems of low display efficiency and low display quality of the existing array substrate and liquid crystal display panel. problem.
  • An embodiment of the present invention provides an array substrate, including:
  • a data line disposed on the substrate substrate for transmitting a data signal
  • a scan line disposed on the substrate substrate for transmitting a scan signal
  • a pixel unit which is formed by interlacing the data line and the scan line, and includes a pixel electrode disposed on an inner side surface of the array substrate;
  • the pixel electrode includes at least one pixel electrode trunk and a plurality of pixel electrode branches extending from the pixel electrode trunk; a line width of the pixel electrode branch located in an intermediate portion of the pixel unit is greater than the pixel unit The line width of the pixel electrode branch of the edge region.
  • a line pitch of the pixel electrode branch located at an intermediate portion of the pixel unit is smaller than a line pitch of the pixel electrode branch located at an edge area of the pixel unit.
  • the line width of the pixel unit branch is set according to the distance between the pixel electrode branch and the edge of the pixel unit.
  • the line pitch of the pixel unit branch is set according to the distance between the pixel electrode branch and the edge of the pixel unit.
  • a sum of a line width of the pixel electrode branch of the intermediate portion of the pixel unit and a line pitch of the pixel electrode branch is equal to the pixel of an edge region of the pixel unit The sum of the line width of the electrode branch and the line pitch of the pixel electrode branch.
  • the array substrate is a COA substrate provided with color film color resistance.
  • An embodiment of the present invention further provides an array substrate, including:
  • a data line disposed on the substrate substrate for transmitting a data signal
  • a scan line disposed on the substrate substrate for transmitting a scan signal
  • a pixel unit which is formed by interlacing the data line and the scan line, and includes a pixel electrode disposed on an inner side surface of the array substrate;
  • the pixel electrode includes at least one pixel electrode trunk and a plurality of pixel electrode branches extending from the pixel electrode trunk; a line pitch of the pixel electrode branch located in an intermediate portion of the pixel unit is smaller than the pixel unit The line spacing of the pixel electrode branches of the edge region.
  • the line pitch of the pixel unit branch is set according to the distance between the pixel electrode branch and the edge of the pixel unit.
  • a sum of a line width of the pixel electrode branch of the intermediate portion of the pixel unit and a line pitch of the pixel electrode branch is equal to the pixel of an edge region of the pixel unit The sum of the line width of the electrode branch and the line pitch of the pixel electrode branch.
  • the array substrate is a COA substrate provided with color film color resistance.
  • An embodiment of the present invention further provides a liquid crystal display panel including an array substrate, a color filter substrate, and a liquid crystal layer disposed between the array substrate and the color filter substrate;
  • the array substrate comprises:
  • a data line disposed on the substrate substrate for transmitting a data signal
  • a scan line disposed on the substrate substrate for transmitting a scan signal
  • a pixel unit which is formed by interlacing the data line and the scan line, and includes a pixel electrode disposed on an inner side surface of the array substrate;
  • the pixel electrode includes at least one pixel electrode trunk and a plurality of pixel electrode branches extending from the pixel electrode trunk; a line width of the pixel electrode branch located in an intermediate portion of the pixel unit is greater than the pixel unit The line width of the pixel electrode branch of the edge region.
  • a line pitch of the pixel electrode branch located at an intermediate portion of the pixel unit is smaller than a line pitch of the pixel electrode branch located at an edge area of the pixel unit.
  • the line width of the pixel unit branch is set according to the distance between the pixel electrode branch and the edge of the pixel unit.
  • the line pitch of the pixel unit branch is set according to the distance between the pixel electrode branch and the edge of the pixel unit.
  • a sum of a line width of the pixel electrode branch of the intermediate portion of the pixel unit and a line pitch of the pixel electrode branch is equal to the edge region of the pixel unit The sum of the line width of the pixel electrode branch and the line distance of the pixel electrode branch.
  • the array substrate is a COA substrate provided with color film color resistance.
  • the array substrate and the liquid crystal display panel of the present invention improve the display efficiency of the liquid crystal display panel by setting pixel pixel branches with different line widths and line pitches, and also improve the liquid crystal display.
  • the display quality of the panel solves the technical problems of low display efficiency and low display quality of the existing array substrate and liquid crystal display panel.
  • FIG. 1 is a schematic structural view of a conventional liquid crystal display panel
  • Figure 2 is a cross-sectional view taken along line A-A' of Figure 1;
  • FIG. 3 is a schematic structural view of a pixel unit of a first preferred embodiment of the array substrate of the present invention
  • FIG. 4 is a schematic structural view of a pixel unit of a second preferred embodiment of the array substrate of the present invention.
  • FIG. 5 is a schematic structural view of a pixel unit of a third preferred embodiment of the array substrate of the present invention.
  • FIG. 3 is a schematic structural diagram of a pixel unit of a first preferred embodiment of the array substrate of the present invention.
  • the array substrate 30 of the preferred embodiment includes a substrate substrate (not shown), data lines 31, scan lines 32, and pixel units 33.
  • the data line 31 is disposed on the substrate substrate for transmitting data signals;
  • the scan line 32 is also disposed on the substrate substrate for transmitting the scan signal;
  • the pixel unit 33 is interleaved by the data line 31 and the scan line 32, including setting The pixel electrode 34 on the inner side surface of the array substrate 30.
  • the pixel electrode 34 includes at least one pixel electrode trunk 341 and a plurality of pixel electrode branches 342 extending from the pixel electrode trunk 341.
  • the pixel electrode 34 may include four pixel electrode branches 342 of different extending directions. Multi-domain display of the liquid crystal display panel 30 is achieved.
  • the line width of the pixel electrode branch 342 of the intermediate region of the same display domain of the pixel unit 33 is larger than the line width of the pixel electrode branch 342 of the edge region of the pixel unit 33, that is, according to the pixel electrode branch 342 and the pixel unit.
  • the distance of the edge of 33 sets the line width of the pixel unit branch 342.
  • the line pitches of adjacent pixel electrode branches 342 of the same display domain of the pixel unit 33 are the same.
  • the line width refers to the width of the pixel electrode branch 342
  • the line distance refers to the distance between adjacent pixel electrode branches 342.
  • the line width a4 and the line width a5 may be 3.1 micrometers, 3.3 micrometers, 3.5 micrometers, 3.3 micrometers, and 3.1 micrometers, respectively.
  • the line distance b1, the line spacing b2, the line spacing b3, and the line spacing b4 in FIG. 3 are all equal, for example, the line spacing b1, the line spacing b2, the line spacing b3, and the line spacing b4 are both 3 micrometers.
  • the line width of the pixel electrode branch 342 of the intermediate portion of the pixel unit 33 can be changed to the line width of the pixel electrode branch 342 of the edge region of the pixel unit 33,
  • the non-uniformity of the electric field at the intersection of the pixel electrode branches 342 is compensated for, so that the electric field generated by the pixel electrode branches 342 in the display domain is more uniform, thereby improving the display efficiency and display quality of the liquid crystal display panel.
  • the array substrate 30 can be an array substrate provided only with pixel electrodes, or can be a COA (Color-filter on) provided with color film color resistance. Array) substrate.
  • COA Color-filter on
  • the array substrate of the preferred embodiment improves the display efficiency of the liquid crystal display panel by setting pixel electrode branches of different line widths, and also improves the display quality of the liquid crystal display panel.
  • FIG. 4 is a schematic structural diagram of a pixel unit of a second preferred embodiment of the array substrate of the present invention.
  • the array substrate 40 of the preferred embodiment includes a substrate substrate (not shown), a data line 41, a scan line 42, and a pixel unit 43.
  • the data line 41 is disposed on the substrate substrate for transmitting the data signal;
  • the scan line 42 is also disposed on the substrate substrate for transmitting the scan signal;
  • the pixel unit 43 is interleaved by the data line 41 and the scan line 42, including the setting The pixel electrode 44 on the inner side surface of the array substrate 40.
  • the pixel electrode 44 includes at least one pixel electrode trunk 441 and a plurality of pixel electrode branches 442 extending from the pixel electrode trunk 441.
  • the pixel electrode 44 may include four pixel electrode branches 442 of different extending directions. Multi-domain display of the liquid crystal display panel 40 is achieved.
  • the line pitch of the pixel electrode branch 442 of the intermediate region of the same display domain of the pixel unit 43 is smaller than the line pitch of the pixel electrode branch 442 of the edge region of the pixel unit 43, that is, according to the pixel electrode branch 442 and the pixel unit.
  • the distance of the edge of 43 sets the line spacing of the pixel unit branch 442.
  • the pixel electrode branches 442 of the same display domain of the pixel unit 43 have the same line width.
  • the line width refers to the width of the pixel electrode branch 442
  • the line distance refers to the distance between adjacent pixel electrode branches 442.
  • the line width c1, the line width c2, the line width c3, the line width c4, and the line width c5 are equal, such as line width c1, line width c2, line width c3, line width c4, and line width c5 are 3.5. Micron.
  • the line spacing d1 in FIG. 4 is greater than the line spacing d2, and the line spacing d4 is greater than the line spacing d3, such as line spacing d1, line spacing d2, line spacing d3, and line spacing d4 being 3 microns, 2.7 microns, 2.7 microns, 3 microns, respectively.
  • the line spacing of the pixel electrode branch 442 of the intermediate portion of the pixel unit 43 can be changed to the line distance of the pixel electrode branch 442 of the edge region of the pixel unit 43.
  • the non-uniformity of the electric field at the intersection of the pixel electrode branches 442 is compensated for, so that the electric field generated by the pixel electrode branches 442 in the display domain is more uniform, thereby improving the display efficiency and display quality of the liquid crystal display panel.
  • the array substrate 40 can be an array substrate provided only with pixel electrodes, or can be a COA (Color-filter on) provided with color film color resistance. Array) substrate.
  • COA Color-filter on
  • the array substrate of the preferred embodiment improves the display efficiency of the liquid crystal display panel by setting pixel electrode branches of different line pitches, and also improves the display quality of the liquid crystal display panel.
  • FIG. 5 is a schematic structural diagram of a pixel unit of a third preferred embodiment of the array substrate of the present invention.
  • the array substrate 50 of the preferred embodiment includes a substrate substrate (not shown), a data line 51, a scan line 52, and a pixel unit 53.
  • the data line 51 is disposed on the substrate substrate for transmitting data signals;
  • the scan line 52 is also disposed on the substrate substrate for transmitting the scan signal;
  • the pixel unit 53 is interleaved by the data line 51 and the scan line 52, including the setting The pixel electrode 54 on the inner side surface of the array substrate 50.
  • the pixel electrode 54 includes at least one pixel electrode trunk 541 and a plurality of pixel electrode branches 542 extending from the pixel electrode trunk 541.
  • the pixel electrode 54 may include four pixel electrode branches 542 of different extending directions. Multi-domain display of the liquid crystal display panel 50 is achieved.
  • the line width of the pixel electrode branch 542 of the intermediate portion of the same display domain of the pixel unit 53 is larger than the line width of the pixel electrode branch 542 of the edge region of the pixel unit 53, and the middle of the same display domain of the pixel unit 53
  • the line pitch of the pixel electrode branch 542 of the region is smaller than the line pitch of the pixel electrode branch 542 of the edge region of the pixel unit 53.
  • the line width refers to the width of the pixel electrode branch 542
  • the line distance refers to the distance between adjacent pixel electrode branches 542.
  • the line width e4 and the line width e5 may be 3.1 micrometers, 3.4 micrometers, 3.5 micrometers, 3.4 micrometers, and 3.1 micrometers, respectively.
  • line spacing f4 is greater than the line spacing f3, such as line spacing f1, line spacing f2, line spacing f3, and line spacing f4 being 3 microns, 2.7 microns, 2.7 microns, 3 microns, respectively.
  • the line pitch of the pixel electrode branch 542 of the intermediate portion of the pixel unit 53 to the line electrode branch 542 of the edge region of the pixel unit 53 may be gradually changed.
  • the sum of the line width of the pixel electrode branch 542 of the intermediate portion of the pixel unit 53 of the preferred embodiment and the line pitch of the pixel electrode branch 542 is equal to the line width and the pixel of the pixel electrode branch 542 of the edge region of the pixel unit 53.
  • the sum of the line width e1 and the line pitch f1 is 6.1 ⁇ m
  • the sum of the line width e2 and the line distance f2 is 6.1 ⁇ m
  • the sum of the line width e4 and the line distance f3 is 6.1 ⁇ m
  • the line width e5 The sum of the line spacing F4 is 6.1 microns.
  • the line width of the pixel electrode branch 542 of the intermediate portion of the pixel unit 53 and the line pitch of the pixel electrode branch 542, the line width of the pixel electrode branch 542 of the edge region of the pixel unit 53 and the line pitch of the pixel electrode branch 542 When the sum is equal, the uniformity of the electric field at the intersection of the pixel electrode branches 542 is the best, so that the display efficiency and display quality of the liquid crystal display panel are further improved.
  • the liquid crystal display efficiency of the array substrate of the prior art is 85.482%
  • the liquid crystal display efficiency of the array substrate 30 of the first preferred embodiment is 85.849%
  • the liquid crystal display efficiency of the array substrate 40 of the second preferred embodiment is 85.804%.
  • the liquid crystal display efficiency of the array substrate of the example was 85.879%. Therefore, the array substrate 30 of the present invention can effectively improve the display efficiency and display quality of the liquid crystal display panel.
  • the present invention also provides a liquid crystal display panel comprising an array substrate, a color filter substrate, and a liquid crystal layer disposed between the array substrate and the color filter substrate.
  • the array substrate includes a substrate substrate, data lines, scan lines, and pixel units.
  • the data line is disposed on the substrate substrate for transmitting the data signal;
  • the scan line is also disposed on the substrate substrate for transmitting the scan signal;
  • the pixel unit is interleaved by the data line and the scan line, and is disposed on the inner side of the array substrate The pixel electrode of the surface.
  • the pixel electrode includes at least one pixel electrode trunk and a plurality of pixel electrode branches extending from the pixel electrode trunk.
  • the pixel electrode may include four pixel electrode branches of different extending directions to realize multi-domain display of the liquid crystal display panel.
  • the line width of the pixel electrode branch located in the intermediate portion of the pixel unit is larger than the line width of the pixel electrode branch located in the edge area of the pixel unit.
  • the line pitch of the pixel electrode branch located in the intermediate portion of the pixel unit is smaller than the line pitch of the pixel electrode branch located in the edge area of the pixel unit.
  • the sum of the line width of the pixel electrode branch of the intermediate portion of the pixel unit and the line pitch of the pixel electrode branch is equal to the sum of the line width of the pixel electrode branch of the edge region of the pixel unit and the line pitch of the pixel electrode branch.
  • the specific working principle of the liquid crystal display device of the present invention is the same as or similar to the description in the preferred embodiment of the above array substrate.
  • the array substrate and the liquid crystal display panel of the present invention improve the display efficiency of the liquid crystal display panel by setting pixel electrode branches with different line widths and line spacings, and also improve the display quality of the liquid crystal display panel; and solve the existing array substrate and The display efficiency of the liquid crystal display panel is low and the display quality is low.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Geometry (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Liquid Crystal (AREA)

Abstract

一种阵列基板(30)，该阵列基板(30)包括基板衬底、数据线(31)、扫描线(32)以及像素单元(33)；该像素单元(33)包括像素电极(34)，像素电极(34)包括至少一个像素电极主干(341)以及由像素电极主干(341)延伸出来的多个像素电极分支(342)，位于像素单元(33)的中间区域的像素电极分支(342)的线宽大于位于像素单元(33)的边缘区域的像素电极分支(342)的线宽。

Description

阵列基板及液晶显示面板 技术领域
本发明涉及液晶显示领域，特别是涉及一种阵列基板及液晶显示面板。
 背景技术
随着社会的发展，使用液晶显示装置的用户越来越多。为了液晶显示装置的显示效果，液晶显示装置的液晶显示面板一般会设置成多畴显示，以扩大液晶显示面板的显示视角。
请参照图1，图1为现有的液晶显示面板的结构示意图。该液晶显示面板10包括彩膜基板11、阵列基板12以及设置在彩膜基板11以及阵列基板12之间的液晶层13。其中在阵列基板11的内表面上设置有像素电极14。请参照图2，图2为图1沿A-A’截面线的截面图。从图2中可知，该像素电极14包括像素电极主干141以及向四个方向延伸的像素电极分支142，以实现液晶显示面板10的四畴显示。
现有的像素电极14的像素电极分支142的线宽以及线距均为常数，如像素电极分支142的线宽为3.5微米，相邻的像素电极分支142的线距为3微米。
现有的等线宽、等线距的像素电极分支142的设计虽然使得像素电极的设计简化，工艺的实施以及工艺的检测也更加方便。但是上述像素电极分支142的设计没有考虑到像素电极分支的交汇处的电场的不均匀性，而不均匀的电场容易降低液晶显示面板的整体的液晶显示效率，并影响液晶显示面板10的显示品质。
故，有必要提供一种阵列基板及液晶显示面板，以解决现有技术所存在的问题。
 技术问题
本发明的目的在于提供一种可以提高液晶显示面板的显示效率以及显示品质的阵列基板及液晶显示面板；以解决现有的阵列基板及液晶显示面板的显示效率较低以及显示品质较低的技术问题。
 技术解决方案
本发明实施例提供一种阵列基板，其包括：
基板衬底；
数据线，设置在所述基板衬底上，用于传输数据信号；
扫描线，设置在所述基板衬底上，用于传输扫描信号；以及
像素单元，由所述数据线和所述扫描线交错而成，包括设置在所述阵列基板的内侧表面的像素电极；
其中所述像素电极包括至少一个像素电极主干以及由所述像素电极主干延伸出来的多个像素电极分支；位于所述像素单元的中间区域的所述像素电极分支的线宽大于位于所述像素单元的边缘区域的所述像素电极分支的线宽。
在本发明所述的阵列基板中，位于所述像素单元的中间区域的所述像素电极分支的线距小于位于所述像素单元的边缘区域的所述像素电极分支的线距。
在本发明所述的阵列基板中，根据所述像素电极分支与所述像素单元的边缘的距离设置所述像素单元分支的线宽。
在本发明所述的阵列基板中，根据所述像素电极分支与所述像素单元的边缘的距离设置所述像素单元分支的线距。
在本发明所述的阵列基板中，所述像素单元的中间区域的所述像素电极分支的线宽与所述像素电极分支的线距之和，等于所述像素单元的边缘区域的所述像素电极分支的线宽与所述像素电极分支的线距之和。
在本发明所述的阵列基板中，所述阵列基板为设置有彩膜色阻的COA基板。
本发明实施例还提供一种阵列基板，其包括：
基板衬底；
数据线，设置在所述基板衬底上，用于传输数据信号；
扫描线，设置在所述基板衬底上，用于传输扫描信号；以及
像素单元，由所述数据线和所述扫描线交错而成，包括设置在所述阵列基板的内侧表面的像素电极；
其中所述像素电极包括至少一个像素电极主干以及由所述像素电极主干延伸出来的多个像素电极分支；位于所述像素单元的中间区域的所述像素电极分支的线距小于位于所述像素单元的边缘区域的所述像素电极分支的线距。
在本发明所述的阵列基板中，根据所述像素电极分支与所述像素单元的边缘的距离设置所述像素单元分支的线距。
在本发明所述的阵列基板中，所述像素单元的中间区域的所述像素电极分支的线宽与所述像素电极分支的线距之和，等于所述像素单元的边缘区域的所述像素电极分支的线宽与所述像素电极分支的线距之和。
在本发明所述的阵列基板中，所述阵列基板为设置有彩膜色阻的COA基板。
本发明实施例还提供一种液晶显示面板，其包括阵列基板、彩膜基板以及设置在所述阵列基板和所述彩膜基板之间的液晶层；
其中所述阵列基板包括：
基板衬底；
数据线，设置在所述基板衬底上，用于传输数据信号；
扫描线，设置在所述基板衬底上，用于传输扫描信号；以及
像素单元，由所述数据线和所述扫描线交错而成，包括设置在所述阵列基板的内侧表面的像素电极；
其中所述像素电极包括至少一个像素电极主干以及由所述像素电极主干延伸出来的多个像素电极分支；位于所述像素单元的中间区域的所述像素电极分支的线宽大于位于所述像素单元的边缘区域的所述像素电极分支的线宽。
在本发明所述的液晶显示面板中，位于所述像素单元的中间区域的所述像素电极分支的线距小于位于所述像素单元的边缘区域的所述像素电极分支的线距。
在本发明所述的液晶显示面板中，根据所述像素电极分支与所述像素单元的边缘的距离设置所述像素单元分支的线宽。
在本发明所述的液晶显示面板中，根据所述像素电极分支与所述像素单元的边缘的距离设置所述像素单元分支的线距。
在本发明所述的液晶显示面板中，所述像素单元的中间区域的所述像素电极分支的线宽与所述像素电极分支的线距之和，等于所述像素单元的边缘区域的所述像素电极分支的线宽与所述像素电极分支的线距之和。
在本发明所述的液晶显示面板中，所述阵列基板为设置有彩膜色阻的COA基板。
 有益效果
相较于现有的阵列基板及液晶显示面板，本发明的阵列基板及液晶显示面板通过设置不同线宽以及线距的像素电极分支，提高了液晶显示面板的显示效率，同时也提高了液晶显示面板的显示品质；解决了现有的阵列基板及液晶显示面板的显示效率较低以及显示品质较低的技术问题。
 附图说明
图1为现有的液晶显示面板的结构示意图；
图2为图1沿A-A’截面线的截面图；
图3为本发明的阵列基板的第一优选实施例的像素单元的结构示意图；
图4为本发明的阵列基板的第二优选实施例的像素单元的结构示意图；
图5为本发明的阵列基板的第三优选实施例的像素单元的结构示意图。
 本发明的最佳实施方式
以下各实施例的说明是参考附加的图式，用以例示本发明可用以实施的特定实施例。本发明所提到的方向用语，例如「上」、「下」、「前」、「后」、「左」、「右」、「内」、「外」、「侧面」等，仅是参考附加图式的方向。因此，使用的方向用语是用以说明及理解本发明，而非用以限制本发明。
在图中，结构相似的单元是以相同标号表示。
请参照图3，图3为本发明的阵列基板的第一优选实施例的像素单元的结构示意图。本优选实施例的阵列基板30包括基板衬底（图中未示出）、数据线31、扫描线32以及像素单元33。数据线31设置在基板衬底上，用于传输数据信号；扫描线32也设置在基板衬底上，用于传输扫描信号；像素单元33由数据线31和扫描线32交错而成，包括设置在阵列基板30的内侧表面的像素电极34。
如图3所示，像素电极34包括至少一个像素电极主干341以及由像素电极主干341延伸出来的多个像素电极分支342，该像素电极34可包括四种不同延伸方向的像素电极分支342，以实现液晶显示面板30的多畴显示。
在本优选实施例中，像素单元33的同一显示畴的中间区域的像素电极分支342的线宽大于像素单元33的边缘区域的像素电极分支342的线宽，即根据像素电极分支342与像素单元33的边缘的距离设置像素单元分支342的线宽。像素单元33的同一显示畴的相邻的像素电极分支342的线距相同。这里的线宽是指像素电极分支342的宽度，线距是指相邻的像素电极分支342之间的距离。如图3中的线宽a3大于线宽a2，线宽a2大于线宽a1，线宽a3大于线宽a4，线宽a4大于线宽a5，如线宽a1、线宽a2、线宽a3、线宽a4以及线宽a5可分别为3.1微米、3.3微米、3.5微米、3.3微米以及3.1微米。图3中的线距b1、线距b2、线距b3以及线距b4均相等，如线距b1、线距b2、线距b3以及线距b4均为3微米。
本优选实施例的阵列基板30对应的液晶显示面板使用时，可通过像素单元33的中间区域的像素电极分支342的线宽至像素单元33的边缘区域的像素电极分支342的线宽的渐变，弥补像素电极分支342的交汇处的电场的不均匀性，使得该显示畴内的像素电极分支342所产生的电场更加均匀，从而提高了液晶显示面板的显示效率以及显示品质。
优选的，该阵列基板30可为仅设置有像素电极的阵列基板，也可为设置有彩膜色阻的COA（Color-filter on Array）基板。
本优选实施例的阵列基板通过设置不同线宽的像素电极分支，提高了液晶显示面板的显示效率，同时也提高了液晶显示面板的显示品质。
请参照图4，图4为本发明的阵列基板的第二优选实施例的像素单元的结构示意图。本优选实施例的阵列基板40包括基板衬底（图中未示出）、数据线41、扫描线42以及像素单元43。数据线41设置在基板衬底上，用于传输数据信号；扫描线42也设置在基板衬底上，用于传输扫描信号；像素单元43由数据线41和扫描线42交错而成，包括设置在阵列基板40的内侧表面的像素电极44。
如图4所示，像素电极44包括至少一个像素电极主干441以及由像素电极主干441延伸出来的多个像素电极分支442，该像素电极44可包括四种不同延伸方向的像素电极分支442，以实现液晶显示面板40的多畴显示。
在本优选实施例中，像素单元43的同一显示畴的中间区域的像素电极分支442的线距小于像素单元43的边缘区域的像素电极分支442的线距，即根据像素电极分支442与像素单元43的边缘的距离设置像素单元分支442的线距。像素单元43的同一显示畴的像素电极分支442的线宽相同。这里的线宽是指像素电极分支442的宽度，线距是指相邻的像素电极分支442之间的距离。如图4中的线宽c1、线宽c2、线宽c3、线宽c4以及线宽c5均相等，如线宽c1、线宽c2、线宽c3、线宽c4以及线宽c5均为3.5微米。图4中的线距d1大于线距d2，线距d4大于线距d3，如线距d1、线距d2、线距d3以及线距d4分别为3微米、2.7微米、2.7微米、3微米。
本优选实施例的阵列基板40对应的液晶显示面板使用时，可通过像素单元43的中间区域的像素电极分支442的线距至像素单元43的边缘区域的像素电极分支442的线距的渐变，弥补像素电极分支442的交汇处的电场的不均匀性，使得该显示畴内的像素电极分支442所产生的电场更加均匀，从而提高了液晶显示面板的显示效率以及显示品质。
优选的，该阵列基板40可为仅设置有像素电极的阵列基板，也可为设置有彩膜色阻的COA（Color-filter on Array）基板。
本优选实施例的阵列基板通过设置不同线距的像素电极分支，提高了液晶显示面板的显示效率，同时也提高了液晶显示面板的显示品质。
请参照图5，图5为本发明的阵列基板的第三优选实施例的像素单元的结构示意图。本优选实施例的阵列基板50包括基板衬底（图中未示出）、数据线51、扫描线52以及像素单元53。数据线51设置在基板衬底上，用于传输数据信号；扫描线52也设置在基板衬底上，用于传输扫描信号；像素单元53由数据线51和扫描线52交错而成，包括设置在阵列基板50的内侧表面的像素电极54。
如图5所示，像素电极54包括至少一个像素电极主干541以及由像素电极主干541延伸出来的多个像素电极分支542，该像素电极54可包括四种不同延伸方向的像素电极分支542，以实现液晶显示面板50的多畴显示。
在本优选实施例中，像素单元53的同一显示畴的中间区域的像素电极分支542的线宽大于像素单元53的边缘区域的像素电极分支542的线宽，像素单元53的同一显示畴的中间区域的像素电极分支542的线距小于像素单元53的边缘区域的像素电极分支542的线距。这里的线宽是指像素电极分支542的宽度，线距是指相邻的像素电极分支542之间的距离。如图5中的线宽e3大于线宽e2，线宽e2大于线宽e1，线宽e3大于线宽e4，线宽e4大于线宽e5，如线宽e1、线宽e2、线宽e3、线宽e4以及线宽e5可分别为3.1微米、3.4微米、3.5微米、3.4微米以及3.1微米。图5中的线距f1大于线距f2，线距f4大于线距f3，如线距f1、线距f2、线距f3以及线距f4分别为3微米、2.7微米、2.7微米、3微米。
本优选实施例的阵列基板50对应的液晶显示面板使用时，可通过像素单元53的中间区域的像素电极分支542的线距至像素单元53的边缘区域的像素电极分支542的线距的渐变，以及像素单元53的中间区域的像素电极分支542的线宽至像素单元53的边缘区域的像素电极分支542的线宽的渐变，弥补像素电极分支542的交汇处的电场的不均匀性，使得该显示畴内的像素电极分支542所产生的电场更加均匀，从而提高了液晶显示面板的显示效率以及显示品质。
优选的，本优选实施例的像素单元53的中间区域的像素电极分支542的线宽与像素电极分支542的线距之和，等于像素单元53的边缘区域的像素电极分支542的线宽和像素电极分支542的线距之和。如在本优选实施例中，线宽e1和线距f1的和为6.1微米，线宽e2和线距f2的和为6.1微米，线宽e4和线距f3的和为6.1微米，线宽e5和线距F4的和为6.1微米。当像素单元53的中间区域的像素电极分支542的线宽与像素电极分支542的线距之和，与像素单元53的边缘区域的像素电极分支542的线宽和像素电极分支542的线距之和相等时，像素电极分支542的交汇处的电场的均匀性最好，因此进一步提高了液晶显示面板的显示效率以及显示品质。
发明人对现有的阵列基板、第一优选实施例的阵列基板30、第二优选实施例的阵列基板40以及第三优选实施例的阵列基板50对应的液晶显示面板的液晶显示效率进行测试，现有的阵列基板的液晶显示效率为85.482%，第一优选实施例的阵列基板30的液晶显示效率为85.849%，第二优选实施例的阵列基板40的液晶显示效率为85.804%，第三优选实施例的阵列基板的液晶显示效率为85.879%。因此本发明的阵列基板30可有效的提高液晶显示面板的显示效率以及显示品质。
本发明还提供一种液晶显示面板，该液晶显示面板包括阵列基板、彩膜基板以及设置在阵列基板和彩膜基板之间的液晶层。该阵列基板包括基板衬底、数据线、扫描线以及像素单元。数据线设置在基板衬底上，用于传输数据信号；扫描线也设置在基板衬底上，用于传输扫描信号；像素单元由数据线和扫描线交错而成，包括设置在阵列基板的内侧表面的像素电极。
其中像素电极包括至少一个像素电极主干以及由像素电极主干延伸出来的多个像素电极分支，该像素电极可包括四种不同延伸方向的像素电极分支，以实现液晶显示面板的多畴显示。
优选的，位于像素单元的中间区域的像素电极分支的线宽大于位于像素单元的边缘区域的像素电极分支的线宽。
优选的，位于像素单元的中间区域的像素电极分支的线距小于位于像素单元的边缘区域的像素电极分支的线距。
优选的，像素单元的中间区域的像素电极分支的线宽与像素电极分支的线距之和，等于像素单元的边缘区域的像素电极分支的线宽和像素电极分支的线距之和。
本发明的液晶显示装置的具体工作原理与上述的阵列基板的优选实施例中的描述相同或相似，具体请参见上述阵列基板的优选实施例中的相关描述。
本发明的阵列基板及液晶显示面板通过设置不同线宽以及线距的像素电极分支，提高了液晶显示面板的显示效率，同时也提高了液晶显示面板的显示品质；解决了现有的阵列基板及液晶显示面板的显示效率较低以及显示品质较低的技术问题。
综上所述，虽然本发明已以优选实施例揭露如上，但上述优选实施例并非用以限制本发明，本领域的普通技术人员，在不脱离本发明的精神和范围内，均可作各种更动与润饰，因此本发明的保护范围以权利要求界定的范围为准。

Claims (16)

  1. 一种阵列基板，其包括：
    基板衬底；
    数据线，设置在所述基板衬底上，用于传输数据信号；
    扫描线，设置在所述基板衬底上，用于传输扫描信号；以及
    像素单元，由所述数据线和所述扫描线交错而成，包括设置在所述阵列基板的内侧表面的像素电极；
    其中所述像素电极包括至少一个像素电极主干以及由所述像素电极主干延伸出来的多个像素电极分支；位于所述像素单元的中间区域的所述像素电极分支的线宽大于位于所述像素单元的边缘区域的所述像素电极分支的线宽。
  2. 根据权利要求1所述的阵列基板，其中位于所述像素单元的中间区域的所述像素电极分支的线距小于位于所述像素单元的边缘区域的所述像素电极分支的线距。
  3. 根据权利要求1所述的阵列基板，其中根据所述像素电极分支与所述像素单元的边缘的距离设置所述像素单元分支的线宽。
  4. 根据权利要求2所述的阵列基板，其中根据所述像素电极分支与所述像素单元的边缘的距离设置所述像素单元分支的线距。
  5. 根据权利要求1所述的阵列基板，其中所述像素单元的中间区域的所述像素电极分支的线宽与所述像素电极分支的线距之和，等于所述像素单元的边缘区域的所述像素电极分支的线宽与所述像素电极分支的线距之和。
  6. 根据权利要求1所述的阵列基板，其中所述阵列基板为设置有彩膜色阻的COA基板。
  7. 一种阵列基板，其包括：
    基板衬底；
    数据线，设置在所述基板衬底上，用于传输数据信号；
    扫描线，设置在所述基板衬底上，用于传输扫描信号；以及
    像素单元，由所述数据线和所述扫描线交错而成，包括设置在所述阵列基板的内侧表面的像素电极；
    其中所述像素电极包括至少一个像素电极主干以及由所述像素电极主干延伸出来的多个像素电极分支；位于所述像素单元的中间区域的所述像素电极分支的线距小于位于所述像素单元的边缘区域的所述像素电极分支的线距。
  8. 根据权利要求7所述的阵列基板，其中根据所述像素电极分支与所述像素单元的边缘的距离设置所述像素单元分支的线距。
  9. 根据权利要求7所述的阵列基板，其中所述像素单元的中间区域的所述像素电极分支的线宽与所述像素电极分支的线距之和，等于所述像素单元的边缘区域的所述像素电极分支的线宽与所述像素电极分支的线距之和。
  10. 根据权利要求7所述的阵列基板，其中所述阵列基板为设置有彩膜色阻的COA基板。
  11. 一种液晶显示面板，其包括阵列基板、彩膜基板以及设置在所述阵列基板和所述彩膜基板之间的液晶层；
    其中所述阵列基板包括：
    基板衬底；
    数据线，设置在所述基板衬底上，用于传输数据信号；
    扫描线，设置在所述基板衬底上，用于传输扫描信号；以及
    像素单元，由所述数据线和所述扫描线交错而成，包括设置在所述阵列基板的内侧表面的像素电极；
    其中所述像素电极包括至少一个像素电极主干以及由所述像素电极主干延伸出来的多个像素电极分支；位于所述像素单元的中间区域的所述像素电极分支的线宽大于位于所述像素单元的边缘区域的所述像素电极分支的线宽。
  12. 根据权利要求11所述的液晶显示面板，其中位于所述像素单元的中间区域的所述像素电极分支的线距小于位于所述像素单元的边缘区域的所述像素电极分支的线距。
  13. 根据权利要求11所述的液晶显示面板，其中根据所述像素电极分支与所述像素单元的边缘的距离设置所述像素单元分支的线宽。
  14. 根据权利要求12所述的液晶显示面板，其中根据所述像素电极分支与所述像素单元的边缘的距离设置所述像素单元分支的线距。
  15. 根据权利要求11所述的液晶显示面板，其中所述像素单元的中间区域的所述像素电极分支的线宽与所述像素电极分支的线距之和，等于所述像素单元的边缘区域的所述像素电极分支的线宽与所述像素电极分支的线距之和。
  16. 根据权利要求11所述的液晶显示面板，其中所述阵列基板为设置有彩膜色阻的COA基板。
PCT/CN2015/080874 2015-05-06 2015-06-05 阵列基板及液晶显示面板 WO2016176889A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/771,693 US20180045998A1 (en) 2015-05-06 2015-06-05 Array substrate and liquid crystal display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510227097.4A CN104849922B (zh) 2015-05-06 2015-05-06 阵列基板及液晶显示面板
CN201510227097.4 2015-05-06

Publications (1)

Publication Number Publication Date
WO2016176889A1 true WO2016176889A1 (zh) 2016-11-10

Family

ID=53849678

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/080874 WO2016176889A1 (zh) 2015-05-06 2015-06-05 阵列基板及液晶显示面板

Country Status (3)

Country Link
US (1) US20180045998A1 (zh)
CN (1) CN104849922B (zh)
WO (1) WO2016176889A1 (zh)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102480893B1 (ko) * 2016-04-04 2022-12-26 삼성디스플레이 주식회사 표시 기판 및 이를 포함하는 액정 표시 장치
KR102598261B1 (ko) * 2016-10-14 2023-11-03 삼성디스플레이 주식회사 표시 장치
CN106526988B (zh) * 2016-11-07 2019-12-03 惠科股份有限公司 显示器阵列基板画素结构及其应用的显示设备
CN106324935B (zh) * 2016-11-10 2019-07-23 深圳市华星光电技术有限公司 一种液晶显示面板及装置
CN108803159B (zh) * 2018-05-24 2020-06-05 深圳市华星光电技术有限公司 一种像素电极的制备方法、像素电极和显示面板
CN109239955A (zh) * 2018-11-20 2019-01-18 惠科股份有限公司 一种显示面板的测量方法、系统及显示装置
CN109917592B (zh) * 2019-03-11 2021-04-23 Tcl华星光电技术有限公司 像素电极及液晶显示面板
CN110441965B (zh) * 2019-08-23 2022-05-20 京东方科技集团股份有限公司 一种阵列基板、显示面板以及显示装置
US11415848B2 (en) 2020-03-16 2022-08-16 Tcl China Star Optoelectronics Technology Co., Ltd. Display panel
CN111258123A (zh) * 2020-03-16 2020-06-09 Tcl华星光电技术有限公司 显示面板
CN111443533A (zh) * 2020-04-24 2020-07-24 深圳市华星光电半导体显示技术有限公司 像素单元及液晶显示装置
CN111665667B (zh) * 2020-06-17 2023-06-27 Tcl华星光电技术有限公司 阵列基板及显示面板
CN112068362A (zh) * 2020-09-03 2020-12-11 深圳市华星光电半导体显示技术有限公司 像素结构及显示面板
CN114660865A (zh) * 2022-03-24 2022-06-24 Tcl华星光电技术有限公司 阵列基板及显示装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008097049A (ja) * 2008-01-15 2008-04-24 Sharp Corp 液晶表示装置及びその製造方法
US20110051057A1 (en) * 2009-09-02 2011-03-03 Song Ki-Yong Liquid crystal display and manufacturing method thereof
CN102023420A (zh) * 2009-09-16 2011-04-20 三星电子株式会社 液晶显示器
CN102955300A (zh) * 2011-08-31 2013-03-06 群康科技(深圳)有限公司 液晶面板
CN103226271A (zh) * 2012-01-26 2013-07-31 三星显示有限公司 液晶显示器

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008097049A (ja) * 2008-01-15 2008-04-24 Sharp Corp 液晶表示装置及びその製造方法
US20110051057A1 (en) * 2009-09-02 2011-03-03 Song Ki-Yong Liquid crystal display and manufacturing method thereof
CN102023420A (zh) * 2009-09-16 2011-04-20 三星电子株式会社 液晶显示器
CN102955300A (zh) * 2011-08-31 2013-03-06 群康科技(深圳)有限公司 液晶面板
CN103226271A (zh) * 2012-01-26 2013-07-31 三星显示有限公司 液晶显示器

Also Published As

Publication number Publication date
CN104849922A (zh) 2015-08-19
CN104849922B (zh) 2018-12-11
US20180045998A1 (en) 2018-02-15

Similar Documents

Publication Publication Date Title
WO2016176889A1 (zh) 阵列基板及液晶显示面板
WO2017008316A1 (zh) 一种阵列基板及液晶显示面板
WO2015192393A1 (zh) 像素结构及液晶显示装置
WO2016074263A1 (zh) 曲面液晶显示面板及曲面液晶显示装置
WO2016115746A1 (zh) 一种液晶显示面板及装置
WO2016165214A1 (zh) 一种液晶显示面板
WO2013029259A1 (zh) 液晶显示面板及其应用的显示装置
WO2013004041A1 (zh) 一种适用于psva与阵列的测试电路
WO2020135023A1 (zh) 显示装置、阵列基板及其工艺方法
WO2016095242A1 (zh) 阵列基板、液晶显示面板及液晶显示面板的检测方法
WO2015043032A1 (zh) 液晶显示装置及其显示控制方法
WO2014012229A1 (zh) 像素电极结构及液晶显示装置
WO2018176565A1 (zh) 一种液晶显示面板及装置
WO2016095252A1 (zh) Ffs阵列基板及液晶显示面板
WO2014012292A1 (zh) 液晶显示面板及其应用的显示装置
WO2017088230A1 (zh) Coa基板、液晶显示面板及液晶显示装置
WO2018086213A1 (zh) 显示面板及显示装置
WO2016123819A1 (zh) 触控显示面板的制作方法
WO2018120304A1 (zh) 薄膜晶体管阵列基板及显示面板
WO2016078050A1 (zh) 一种阵列基板及液晶显示面板
WO2018223591A1 (zh) 一种液晶显示面板及装置
WO2017124595A1 (zh) 显示面板制作方法及液晶显示器
WO2016101303A1 (zh) Ffs阵列基板及液晶显示面板
WO2017173713A1 (zh) 一种阵列基板及液晶显示面板
WO2015085618A1 (zh) 薄膜晶体管阵列基板、制造方法及液晶显示装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14771693

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15891141

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15891141

Country of ref document: EP

Kind code of ref document: A1