WO2016106823A1 - 液晶显示装置及其栅极驱动器 - Google Patents

液晶显示装置及其栅极驱动器 Download PDF

Info

Publication number
WO2016106823A1
WO2016106823A1 PCT/CN2015/070517 CN2015070517W WO2016106823A1 WO 2016106823 A1 WO2016106823 A1 WO 2016106823A1 CN 2015070517 W CN2015070517 W CN 2015070517W WO 2016106823 A1 WO2016106823 A1 WO 2016106823A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
pull
gate
circuit
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2015/070517
Other languages
English (en)
French (fr)
Inventor
郝思坤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to KR1020177021417A priority Critical patent/KR101989721B1/ko
Priority to JP2017534660A priority patent/JP6472525B2/ja
Priority to GB1706904.8A priority patent/GB2547577B/en
Priority to US14/433,657 priority patent/US9620073B2/en
Priority to RU2017125765A priority patent/RU2673701C1/ru
Priority to DE112015005395.6T priority patent/DE112015005395B4/de
Publication of WO2016106823A1 publication Critical patent/WO2016106823A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/18—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages
    • G11C19/182—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages in combination with semiconductor elements, e.g. bipolar transistors, diodes
    • G11C19/184—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages in combination with semiconductor elements, e.g. bipolar transistors, diodes with field-effect transistors, e.g. MOS-FET
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery

Definitions

  • the present invention relates to the field of liquid crystal display technology, and in particular to a liquid crystal display device and a gate driver thereof.
  • GOA Gate Driver On The Array circuit
  • the GOA circuit has two basic functions: the first is to input the gate drive signal, drive the gate line in the panel, and open the TFT in the display area (Thin Film Transistor, thin film field effect transistor), charging the pixel by the gate line; second, shift register, after the output of the nth gate driving signal is completed, n+1 gate driving signals can be performed by clock control Output, and pass it on.
  • the GOA circuit includes a pull-up circuit and a pull-up control (Pull-up control) Circuit), pull-down circuit, pull-down control Circuit) and the rising circuit responsible for the potential rise (Boost) Circuit).
  • the pull-up circuit is mainly responsible for outputting an input clock signal (Clock) to the gate of the thin film transistor as a driving signal of the liquid crystal display.
  • the pull-up control circuit is responsible for controlling the opening of the pull-up circuit, which is generally a signal transmitted by the upper-level GOA circuit.
  • the pull-down circuit is responsible for quickly pulling the scan signal low to low after the output of the scan signal, that is, the potential of the gate of the thin film transistor is pulled low to a low potential;
  • the pull-down hold circuit is responsible for the signal of the scan signal and the pull-up circuit (commonly called For Q point) Staying in the off state (ie, the set negative potential), there are usually two pull-down holding circuits that alternate.
  • the rising circuit is responsible for the secondary rise of the Q point potential, thus ensuring the normal output of the G(N) of the pull-up circuit.
  • LTPS Low Temperature Poly-silicon, low-temperature polysilicon process
  • CMOS Complementary Metal Oxide Semiconductor, Complementary Metal Oxide Semiconductor
  • the LTPS process has the advantages of low power consumption, high electron mobility, and wide noise margin. Therefore, it is gradually used by panel manufacturers, so it is necessary to develop a GOA circuit corresponding to the CMOS LTPS process.
  • Embodiments of the present invention provide a liquid crystal display device and a gate driver thereof, which are suitable for a CMOS process and increase circuit stability.
  • the present invention provides a gate driver comprising a plurality of shift register circuits, wherein the plurality of shift register circuits are cascaded in series, each shift register circuit comprising: a first pull-up circuit and a second pull-up circuit a first pull-down circuit, a second pull-down circuit, and a pull-down control circuit, wherein the first pull-up circuit and the second pull-up circuit are connected in series between the gate drive signal of the previous stage and the output end of the gate drive signal, first The pull-down circuit, the second pull-down circuit and the pull-down control circuit are connected in parallel with the first pull-up circuit and the second pull-up circuit, and the pull-down control circuit is coupled to the gate driving signal of the previous stage, the first pull-down circuit, and the second The pull-down circuit, the first level and the second level, the pull-down control circuit controls the first pull-down circuit and the second pull-down circuit according to the gate drive signal of the previous stage.
  • the shift register circuit further includes a first capacitor and a second capacitor;
  • the first pull-up circuit includes a first transistor, a gate and a source of the first transistor are connected to a gate driving signal of the previous stage; and a second pull-up a second transistor of the circuit, the gate of the second transistor is connected to the drain of the first transistor, the source is connected to the first clock signal, and the drain is connected to the output of the gate driving signal; the first capacitor is at the drain of the second transistor Between the gate and the gate;
  • the first pull-down circuit includes a third transistor, the source of the third transistor is connected to the gate drive signal output terminal, the drain is connected to the first level; and the second pull-down circuit includes a fourth transistor, The source of the four transistor is connected to the drain of the first transistor, the drain is connected to the first level; one end of the second capacitor is connected to the first level, and the other end of the second capacitor is connected to the gate of the third transistor and The gate of the fourth transistor is connected.
  • the pull-down control circuit includes: a fifth transistor, a gate of the fifth transistor is connected to a gate driving signal of the previous stage, a source is connected to the first level, a gate of the drain and the third transistor, and a fourth transistor a gate connection; a sixth transistor, a gate of the sixth transistor is connected to a gate driving signal of the previous stage, a source is connected to the first level; and a seventh transistor, a gate of the seventh transistor and a sixth transistor a drain connection, a source connected to the second level, a drain connected to the drain of the fifth transistor, a third capacitor connected between the source and the gate of the seventh transistor, and an eighth transistor The gate and drain of the eight transistors are connected to the second level, and the source is connected to the drain of the sixth transistor.
  • the first level is a high level and the second level is a low level.
  • first transistor The second transistor, the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, and the eighth transistor are all P-type MOS transistors.
  • the present invention also provides a liquid crystal display device comprising a liquid crystal display panel and a gate driver, the gate driver being connected to the liquid crystal display panel for providing a scan driving signal for the liquid crystal display panel, the gate driver comprising a plurality of shift register circuits a plurality of shift register circuits are cascaded in series, each shift register circuit includes: a first pull-up circuit, a second pull-up circuit, a first pull-down circuit, a second pull-down circuit, and a pull-down control circuit, A pull-up circuit and a second pull-up circuit are connected in series between the gate driving signal of the previous stage and the output terminal of the gate driving signal, and the first pull-down circuit, the second pull-down circuit, and the pull-down control circuit and the first pull-up
  • the circuit and the second pull-up circuit are connected in parallel, and the pull-down control circuit is coupled to the gate drive signal of the previous stage, the first pull-down circuit, the second pull-down circuit, the first level and the second level, and the pull-down control
  • the shift register circuit further includes a first capacitor and a second capacitor;
  • the first pull-up circuit includes a first transistor, a gate and a source of the first transistor are connected to a gate driving signal of the previous stage; and a second pull-up a second transistor of the circuit, the gate of the second transistor is connected to the drain of the first transistor, the source is connected to the first clock signal, and the drain is connected to the output of the gate driving signal; the first capacitor is at the drain of the second transistor Between the gate and the gate;
  • the first pull-down circuit includes a third transistor, the source of the third transistor is connected to the gate drive signal output terminal, the drain is connected to the first level; and the second pull-down circuit includes a fourth transistor, The source of the four transistor is connected to the drain of the first transistor, the drain is connected to the first level; one end of the second capacitor is connected to the first level, and the other end of the second capacitor is connected to the gate of the third transistor and The gate of the fourth transistor is connected.
  • the pull-down control circuit includes: a fifth transistor, a gate of the fifth transistor is connected to a gate driving signal of the previous stage, a source is connected to the first level, a gate of the drain and the third transistor, and a fourth transistor a gate connection; a sixth transistor, a gate of the sixth transistor is connected to a gate driving signal of the previous stage, a source is connected to the first level; and a seventh transistor, a gate of the seventh transistor and a sixth transistor a drain connection, a source connected to the second level, a drain connected to the drain of the fifth transistor, a third capacitor connected between the source and the gate of the seventh transistor, and an eighth transistor The gate and drain of the eight transistors are connected to the second level, and the source is connected to the drain of the sixth transistor.
  • the first level is a high level and the second level is a low level.
  • first transistor The second transistor, the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, and the eighth transistor are all P-type MOS transistors.
  • the pull-down control circuit of the present invention is coupled to the gate driving signal of the previous stage, the first pull-down circuit, the second pull-down circuit, the first level, and the second level.
  • the pull-down control circuit controls the first pull-down circuit and the second pull-down circuit according to the gate driving signal of the previous stage, is suitable for the CMOS process, and increases circuit stability.
  • FIG. 1 is a schematic structural view of a gate driver according to an embodiment of the present invention.
  • Figure 2 is a circuit diagram of the shift register circuit shown in Figure 1;
  • FIG. 3 is an analog timing diagram of the gate driver shown in FIG. 1;
  • FIG. 4 is a schematic structural view of a liquid crystal display device according to an embodiment of the present invention.
  • FIG. 1 is a schematic structural diagram of a gate driver according to an embodiment of the present invention.
  • the gate driver 10 disclosed in the present embodiment includes a plurality of shift register circuits 11, and a plurality of shift register circuits 11 are cascaded in series.
  • the shift register circuit 11 includes a first pull-up circuit 111, a second pull-up circuit 112, a first pull-down circuit 113, a second pull-down circuit 114, a pull-down control circuit 115, and a first capacitor C1.
  • the first pull-up circuit 111 and the second pull-up circuit 112 are connected in series between the gate driving signal G(n-1) of the previous stage and the gate driving signal output terminal G(n), and the first pull-down is performed.
  • the circuit 113, the second pull-down circuit 114, and the pull-down control circuit 115 are connected in parallel with the first pull-up circuit 111 and the second pull-up circuit 112.
  • the pull-down control circuit 115 is coupled to the gate drive signal G(n-1) of the previous stage.
  • the first pull-down circuit 113, the second pull-down circuit 114, the first level Vgh, and the second level Vgl, and the pull-down control circuit 115 controls the first down according to the gate drive signal G(n-1) of the previous stage.
  • Pull circuit 113 and second pull-down circuit 114 are coupled to the gate drive signal G(n-1) of the previous stage.
  • the first pull-up circuit 111 includes a first transistor T1, the gate and the source of the first transistor T1 are connected to the gate drive signal G(n-1) of the previous stage; and the second pull-up circuit 112 includes the second The transistor T2, the gate of the second transistor T2 is connected to the drain of the first transistor T1, the source of the second transistor T2 is connected to the first clock signal CK, and the drain of the second transistor T2 is connected to the gate driving signal output G.
  • the first capacitor C1 is connected between the gate and the drain of the second transistor T2;
  • the first pull-down circuit 113 includes a third transistor T3, a source of the third transistor T3 and a gate drive signal output terminal G(n) is connected, the drain of the third transistor T3 is connected to the first level Vgh;
  • the second pull-down circuit 114 includes a fourth transistor T4, and the source of the fourth transistor T4 is connected to the drain of the first transistor T1, The drain of the four transistor T4 is connected to the first level Vgh; one end of the second capacitor C2 is connected to the first level Vgh, and the other end of the second capacitor C2 is connected to the gate of the third transistor T3 and the gate of the fourth transistor T4.
  • the pull-down control circuit 115 is coupled to the gate drive signal G(n-1) of the previous stage
  • the gate of the third transistor T3, the gate of the fourth transistor T4, the first level Vgh, and the second level Vgl, and the pull-down control circuit 115 controls the gate drive signal G(n-1) according to the previous stage.
  • the three transistors T3 and the fourth transistor T4 operate to control the third transistor T3 and the fourth transistor T4 to be turned on or off.
  • the pull-down control circuit 115 includes a fifth transistor T5, a sixth transistor T6, a seventh transistor T7, and an eighth transistor T8.
  • the gate of the fifth transistor T5 is connected to the gate driving signal G(n-1) of the previous stage, the source of the fifth transistor T5 is connected to the first level Vgh, and the drain of the fifth transistor T5 is connected to the third transistor.
  • the gate of T3 is connected to the gate of the fourth transistor T4; the gate of the sixth transistor T6 is connected to the gate drive signal G(n-1) of the previous stage, and the source of the sixth transistor T6 is at the first level Vgh is connected; the gate of the seventh transistor T7 is connected to the drain of the sixth transistor T6, the source of the seventh transistor T7 is connected to the second level Vgl, the drain of the seventh transistor T7 and the drain of the fifth transistor T5 Connected, the third capacitor C3 is connected between the source and the gate of the seventh transistor T7; the gate and the drain of the eighth transistor T8 are connected to the second level Vgl, and the source and the sixth transistor of the eighth transistor T8 are connected.
  • the drain of T6 is connected.
  • the first level Vgh is preferably a high level
  • the second level Vgl is preferably a low level.
  • the first transistor T1, the second transistor T2, the third transistor T3, the fourth transistor T4, the fifth transistor T5, the sixth transistor T6, the seventh transistor T7, and the eighth transistor T8 are all P-type MOS transistors, in other embodiments Those skilled in the art can also set the above transistors as other field effect transistors, such as N-type MOS tubes.
  • the gate driving signal G(n-1) of the previous stage is at a low level
  • the first transistor T1 is turned on
  • the first clock signal CK is at a high level
  • the gate of the second transistor T2 is low.
  • the second transistor T2 is turned on;
  • the fifth transistor T5 and the sixth transistor T6 are both turned on,
  • the gate of the seventh transistor T7 and the source of the eighth transistor T8 are both high, and the seventh transistor T7 is off.
  • the eighth transistor T8 is turned on; the gate of the third transistor T3 and the gate of the fourth transistor T4 are both at a high level, and the third transistor T3 and the fourth transistor T4 are both turned off; therefore, the gate driving signal
  • the signal outputted by the output terminal G(n) is the same as the first clock signal CK, that is, the signal outputted by the gate drive signal output terminal G(n) is at a high level.
  • the gate drive signal G(n-1) of the previous stage changes from a low level to a high level, the first transistor T1 is turned off, and the first clock signal CK is changed from a high level to a low level.
  • the second transistor T2 is turned on; the fifth transistor T5, the sixth transistor T6, the seventh transistor T7, and the eighth transistor T8 are both turned off, and the third transistor T3 and the fourth transistor T4 are both turned off; therefore, the gate drive The signal outputted by the signal output terminal G(n) is the same as the first clock signal CK, that is, the signal output from the gate drive signal output terminal G(n) changes from a high level to a low level.
  • the gate drive signal G(n-1) of the previous stage is at a high level
  • the first transistor T1 is turned off
  • the first clock signal CK is at a low level
  • the second transistor T2 is turned on
  • the five transistors T5, the sixth transistor T6, the seventh transistor T7, and the eighth transistor T8 are both turned off
  • the third transistor T3 and the fourth transistor T4 are both turned off; therefore, the signal output from the gate driving signal output terminal G(n)
  • the same as the first clock signal CK that is, the signal output from the gate drive signal output terminal G(n) is at a low level.
  • the gate driving signal G(n-1) of the previous stage is at a high level
  • the first transistor T1 is turned off
  • the first clock signal CK is changed from a low level to a high level
  • the second transistor T2 is turned off.
  • the fifth transistor T5 and the sixth transistor T6 are turned off
  • the eighth transistor T8 is turned on
  • the seventh transistor T7 is turned on
  • the gate of the third transistor T3 and the gate of the fourth transistor T4 are both low
  • the third transistor T3 and the fourth transistor T4 are turned on, and the signal output from the gate driving signal output terminal G(n) continues to be at a high level.
  • the pull-down control circuit 115 is coupled to the gate drive signal G(n-1) of the previous stage, the gate of the third transistor T3, the gate of the fourth transistor T4, the first level Vgh, and the second
  • the level Vgl, the pull-down control circuit 115 controls the third transistor T3 and the fourth transistor T4 according to the gate driving signal G(n-1) of the previous stage, is suitable for the CMOS process, and increases the circuit stability and reduces the number of clock signals.
  • the present invention also provides a liquid crystal display device.
  • the liquid crystal display device 20 disclosed in the embodiment includes a liquid crystal display panel 21 and a gate driver 22, and the gate driver 22 is connected to the liquid crystal display panel 21, and the gate is The driver 22 is used to provide a scan driving signal to the liquid crystal display panel 21.
  • the gate driver 22 is the gate driver 10 disclosed in the above embodiment, and details are not described herein.
  • the pull-down control circuit of the present invention is coupled to the gate driving signal of the previous stage, the gate of the third transistor, the gate of the fourth transistor, the first level and the second level, and the pull-down control circuit
  • the third transistor and the fourth transistor are controlled according to the gate driving signal of the previous stage, which is suitable for a CMOS process and increases circuit stability.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Shift Register Type Memory (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)

Abstract

一种液晶显示装置（20）及其栅极驱动器（10）。该栅极驱动器（10）包括多个移位寄存电路（11），多个移位寄存电路（11）以串联方式进行级联，每一移位寄存电路（11）包括：第一上拉电路（111）、第二上拉电路（112）、第一下拉电路（113）、第二下拉电路（114）以及下拉控制电路（115），第一上拉电路（111）和第二上拉电路（112）串联连接在前一级的栅极驱动信号（G(n-1)）和栅极驱动信号输出端（G(n)）之间，第一下拉电路（113）、第二下拉电路（114）以及下拉控制电路（115）与第一上拉电路（111）和第二上拉电路（112）并联连接，下拉控制电路（115）耦接于前一级的栅极驱动信号（G(n-1)）、第一下拉电路（113）、第二下拉电路（114）、第一电平（Vgh）以及第二电平（Vgl），下拉控制电路（115）根据前一级的栅极驱动信号（G(n-1)）控制第一下拉电路（113）和第二下拉电路（114）。以上方式能够适用于CMOS制程，并且增加电路稳定性。

Description

液晶显示装置及其栅极驱动器
【技术领域】
本发明涉及液晶显示技术领域，特别是涉及一种液晶显示装置及其栅极驱动器。
【背景技术】
GOA（Gate Driver On Array）电路是利用现有的液晶显示器的Array制程将栅极扫描驱动电路制作在Array基板上，以实现逐行扫描的驱动方式。其具有降低生产成本和窄边框设计的优点，为多种显示器所使用。GOA电路要具有两项基本功能：第一是输入栅极驱动信号，驱动面板内的栅极线，打开显示区内的TFT（Thin Film Transistor，薄膜场效应晶体管），由栅极线对像素进行充电；第二是移位寄存，当第n个栅极驱动信号输出完成后，可以通过时钟控制进行n+1个栅极驱动信号的输出，并依此传递下去。
GOA电路包括上拉电路（Pull-up circuit）、上拉控制电路（Pull-up control circuit）、下拉电路（Pull-down circuit）、下拉控制电路（Pull-down control circuit）以及负责电位抬升的上升电路（Boost circuit）。具体地，上拉电路主要负责将输入的时钟讯号（Clock）输出至薄膜晶体管的栅极，作为液晶显示器的驱动信号。上拉控制电路负责控制上拉电路的打开，一般是由上级GOA电路传递来的信号作用。下拉电路负责在输出扫描信号后，快速将扫描信号拉低为低电位，即薄膜晶体管的栅极的电位拉低为低电位；下拉保持电路则负责将扫描信号和上拉电路的信号（通常称为Q点） 保持在关闭状态（即设定的负电位），通常有两个下拉保持电路交替作用。上升电路则负责Q点电位的二次抬升，这样确保上拉电路的G(N)正常输出。
不同的GOA电路可以使用不同的制程。LTPS（Low Temperature Poly-silicon，低温多晶硅）制程具有高电子迁移率和技术成熟的优点，目前被中小尺寸显示器广泛使用。CMOS（Complementary Metal Oxide Semiconductor，互补金属氧化物半导体） LTPS制程具有低功耗、电子迁移率高、噪声容限宽等优点, 因此逐渐为面板厂商使用，如此需要开发与CMOS LTPS制程对应的GOA电路。
【发明内容】
本发明实施例提供了一种液晶显示装置及其栅极驱动器，以适用于CMOS制程，并且增加电路稳定性。
本发明提供一种栅极驱动器，其包括多个移位寄存电路，多个移位寄存电路以串联方式进行级联，每一移位寄存电路包括：第一上拉电路、第二上拉电路、第一下拉电路、第二下拉电路以及下拉控制电路，第一上拉电路和第二上拉电路串联连接在前一级的栅极驱动信号和栅极驱动信号输出端之间，第一下拉电路、第二下拉电路以及下拉控制电路与第一上拉电路和第二上拉电路并联连接，下拉控制电路耦接于前一级的栅极驱动信号、第一下拉电路、第二下拉电路、第一电平以及第二电平，下拉控制电路根据前一级的栅极驱动信号控制第一下拉电路和第二下拉电路。
其中，移位寄存电路还包括第一电容和第二电容；第一上拉电路包括第一晶体管，第一晶体管的栅极和源极与前一级的栅极驱动信号连接；第二上拉电路第二晶体管，第二晶体管的栅极与第一晶体管的漏极连接，源极与第一时钟信号连接，漏极与栅极驱动信号输出端连接；第一电容在第二晶体管的漏极和栅极之间；第一下拉电路包括第三晶体管，第三晶体管的源极与栅极驱动信号输出端连接，漏极与第一电平连接；第二下拉电路包括第四晶体管，第四晶体管的源极与第一晶体管的漏极连接，漏极与第一电平连接；第二电容的一端与第一电平连接，第二电容的另二端与第三晶体管的栅极和第四晶体管的栅极连接。
其中，下拉控制电路包括：第五晶体管，第五晶体管的栅极与前一级的栅极驱动信号连接，源极与第一电平连接，漏极与第三晶体管的栅极和第四晶体管的栅极连接；第六晶体管，第六晶体管的栅极与前一级的栅极驱动信号连接，源极与第一电平连接；第七晶体管，第七晶体管的栅极与第六晶体管的漏极连接，源极与第二电平连接，漏极与第五晶体管的漏极连接；第三电容，第三电容连接在第七晶体管的源极和栅极之间；第八晶体管，第八晶体管的栅极和漏极与第二电平连接，源极与第六晶体管的漏极连接。
其中，第一电平为高电平，第二电平为低电平。
其中，第一晶体管 、第二晶体管、第三晶体管、第四晶体管、第五晶体管、第六晶体管、第七晶体管以及第八晶体管均为P型MOS管。
本发明还提供一种液晶显示装置，其包括液晶显示面板和栅极驱动器，栅极驱动器与液晶显示面板连接，用于为液晶显示面板提供扫描驱动信号，栅极驱动器包括多个移位寄存电路，多个移位寄存电路以串联方式进行级联，每一移位寄存电路包括：第一上拉电路、第二上拉电路、第一下拉电路、第二下拉电路以及下拉控制电路，第一上拉电路和第二上拉电路串联连接在前一级的栅极驱动信号和栅极驱动信号输出端之间，第一下拉电路、第二下拉电路以及下拉控制电路与第一上拉电路和第二上拉电路并联连接，下拉控制电路耦接于前一级的栅极驱动信号、第一下拉电路、第二下拉电路、第一电平以及第二电平，下拉控制电路根据前一级的栅极驱动信号控制第一下拉电路和第二下拉电路。
其中，移位寄存电路还包括第一电容和第二电容；第一上拉电路包括第一晶体管，第一晶体管的栅极和源极与前一级的栅极驱动信号连接；第二上拉电路第二晶体管，第二晶体管的栅极与第一晶体管的漏极连接，源极与第一时钟信号连接，漏极与栅极驱动信号输出端连接；第一电容在第二晶体管的漏极和栅极之间；第一下拉电路包括第三晶体管，第三晶体管的源极与栅极驱动信号输出端连接，漏极与第一电平连接；第二下拉电路包括第四晶体管，第四晶体管的源极与第一晶体管的漏极连接，漏极与第一电平连接；第二电容的一端与第一电平连接，第二电容的另二端与第三晶体管的栅极和第四晶体管的栅极连接。
其中，下拉控制电路包括：第五晶体管，第五晶体管的栅极与前一级的栅极驱动信号连接，源极与第一电平连接，漏极与第三晶体管的栅极和第四晶体管的栅极连接；第六晶体管，第六晶体管的栅极与前一级的栅极驱动信号连接，源极与第一电平连接；第七晶体管，第七晶体管的栅极与第六晶体管的漏极连接，源极与第二电平连接，漏极与第五晶体管的漏极连接；第三电容，第三电容连接在第七晶体管的源极和栅极之间；第八晶体管，第八晶体管的栅极与和漏极与第二电平连接，源极与第六晶体管的漏极连接。
其中，第一电平为高电平，第二电平为低电平。
其中，第一晶体管 、第二晶体管、第三晶体管、第四晶体管、第五晶体管、第六晶体管、第七晶体管以及第八晶体管均为P型MOS管。
通过上述方案，本发明的有益效果是：本发明的下拉控制电路耦接于前一级的栅极驱动信号、第一下拉电路、第二下拉电路、第一电平以及第二电平，下拉控制电路根据前一级的栅极驱动信号控制第一下拉电路和第二下拉电路，适用于CMOS制程，并且增加电路稳定性。
【附图说明】
图1是本发明一实施例的栅极驱动器的结构示意图；
图2是图1所示的移位寄存电路的电路图；
图3是图1所示的栅极驱动器的模拟时序图；
图4是本发明一实施例的液晶显示装置的结构示意图。
【具体实施方式】
下面结合附图和实施例对本发明进行详细说明。
请参见图1所示，图1是本发明一实施例的栅极驱动器的结构示意图。如图1所示，本实施例所揭示的栅极驱动器10包括多个移位寄存电路11，多个移位寄存电路11以串联方式进行级联。
如图2所示，移位寄存电路11包括第一上拉电路111、第二上拉电路112、第一下拉电路113、第二下拉电路114、下拉控制电路115、第一电容C1、第二电容C2以及第三电容C3。其中，第一上拉电路111和第二上拉电路112串联连接在前一级的栅极驱动信号G（n-1）和栅极驱动信号输出端G（n）之间，第一下拉电路113、第二下拉电路114以及下拉控制电路115与第一上拉电路111和第二上拉电路112并联连接，下拉控制电路115耦接于前一级的栅极驱动信号G（n-1）、第一下拉电路113、第二下拉电路114、第一电平Vgh以及第二电平Vgl，下拉控制电路115根据前一级的栅极驱动信号G（n-1）控制第一下拉电路113和第二下拉电路114。
其中，第一上拉电路111包括第一晶体管T1，第一晶体管T1的栅极和源极与前一级的栅极驱动信号G（n-1）连接；第二上拉电路112包括第二晶体管T2，第二晶体管T2的栅极与第一晶体管T1的漏极连接，第二晶体管T2的源极与第一时钟信号CK连接，第二晶体管T2的漏极与栅极驱动信号输出端G（n）连接，第一电容C1连接在第二晶体管T2的栅极和漏极之间；第一下拉电路113包括第三晶体管T3，第三晶体管T3的源极和栅极驱动信号输出端G（n）连接，第三晶体管T3的漏极与第一电平Vgh连接；第二下拉电路114包括第四晶体管T4，第四晶体管T4的源极与第一晶体管T1的漏极连接，第四晶体管T4的漏极与第一电平Vgh连接；第二电容C2的一端与第一电平Vgh连接，第二电容C2的另一端与第三晶体管T3的栅极和第四晶体管T4的栅极连接；下拉控制电路115耦接于前一级的栅极驱动信号G（n-1）、第三晶体管T3的栅极、第四晶体管T4的栅极、第一电平Vgh以及第二电平Vgl，下拉控制电路115根据前一级的栅极驱动信号G（n-1）控制第三晶体管T3和第四晶体管T4工作，即控制第三晶体管T3和第四晶体管T4导通或断开。
其中，下拉控制电路115包括：第五晶体管T5、第六晶体管T6、第七晶体管T7以及第八晶体管T8。第五晶体管T5的栅极与前一级的栅极驱动信号G（n-1）连接，第五晶体管T5的源极与第一电平Vgh连接，第五晶体管T5的漏极与第三晶体管T3的栅极和第四晶体管T4的栅极连接；第六晶体管T6的栅极与前一级的栅极驱动信号G（n-1）连接，第六晶体管T6的源极与第一电平Vgh连接；第七晶体管T7的栅极与第六晶体管T6的漏极连接，第七晶体管T7的源极与第二电平Vgl连接，第七晶体管T7的漏极与第五晶体管T5的漏极连接，第三电容C3连接在第七晶体管T7的源极和栅极之间；第八晶体管T8的栅极和漏极与第二电平Vgl连接，第八晶体管T8的源极与第六晶体管T6的漏极连接。
在本实施例中，第一电平Vgh优选为高电平，第二电平Vgl优选为低电平。第一晶体管T1、第二晶体管T2、第三晶体管T3、第四晶体管T4、第五晶体管T5、第六晶体管T6、第七晶体管T7以及第八晶体管T8均为P型MOS管，在其他实施例中，本领域的技术人员还可以将上述晶体管设置为其他场效应管，例如N型MOS管。
以下结合图3所示的时序图详细描述栅极驱动器10的工作原理。
在第一时刻t1，前一级的栅极驱动信号G（n-1）为低电平，第一晶体管T1导通，第一时钟信号CK为高电平，第二晶体管T2的栅极为低电平，第二晶体管T2导通；第五晶体管T5和第六晶体管T6均导通，第七晶体管T7的栅极和第八晶体管T8的源极均为高电平，则第七晶体管T7断开，第八晶体管T8导通；第三晶体管T3的栅极和第四晶体管T4的栅极均为高电平，则第三晶体管T3和第四晶体管T4均断开；因此，栅极驱动信号输出端G（n）输出的信号与第一时钟信号CK相同，即栅极驱动信号输出端G（n）输出的信号为高电平。
在第二时刻t2，前一级的栅极驱动信号G（n-1）由低电平变为高电平，第一晶体管T1断开，第一时钟信号CK由高电平变为低电平，第二晶体管T2导通；第五晶体管T5、第六晶体管T6、第七晶体管T7和第八晶体管T8均断开，第三晶体管T3和第四晶体管T4均断开；因此，栅极驱动信号输出端G（n）输出的信号与第一时钟信号CK相同，即栅极驱动信号输出端G（n）输出的信号由高电平变为低电平。
在第三时刻t3，前一级的栅极驱动信号G（n-1）为高电平，第一晶体管T1断开，第一时钟信号CK为低电平，第二晶体管T2导通；第五晶体管T5、第六晶体管T6、第七晶体管T7和第八晶体管T8均断开，第三晶体管T3和第四晶体管T4均断开；因此，栅极驱动信号输出端G（n）输出的信号与第一时钟信号CK相同，即栅极驱动信号输出端G（n）输出的信号为低电平。
在第四时刻t4，前一级的栅极驱动信号G（n-1）为高电平，第一晶体管T1断开，第一时钟信号CK由低电平变高电平，第二晶体管T2导通；第五晶体管T5和第六晶体管T6断开，第八晶体管T8导通，第七晶体管T7导通，第三晶体管T3的栅极和第四晶体管T4的栅极均为低电平，则第三晶体管T3和第四晶体管T4导通，则栅极驱动信号输出端G（n）输出的信号持续为高电平。
本实施例通过下拉控制电路115耦接于前一级的栅极驱动信号G（n-1）、第三晶体管T3的栅极、第四晶体管T4的栅极、第一电平Vgh以及第二电平Vgl，下拉控制电路115根据前一级的栅极驱动信号G（n-1）控制第三晶体管T3和第四晶体管T4，适用于CMOS制程，并且增加电路稳定性，减少时钟信号数目。
本发明还提供一种液晶显示装置，如图4所示，本实施例所揭示液晶显示装置20包括液晶显示面板21和栅极驱动器22，栅极驱动器22与液晶显示面板21连接，并且栅极驱动器22用于为液晶显示面板21提供扫描驱动信号，该栅极驱动器22为上述实施例所揭示的栅极驱动器10，在此不再赘述。
综上所述，本发明的下拉控制电路耦接于前一级的栅极驱动信号、第三晶体管的栅极、第四晶体管的栅极、第一电平以及第二电平，下拉控制电路根据前一级的栅极驱动信号控制第三晶体管和第四晶体管，适用于CMOS制程，并且增加电路稳定性。
以上所述仅为本发明的实施例，并非因此限制本发明的专利范围，凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本发明的专利保护范围内。

Claims (10)

  1. 一种栅极驱动器，其中，所述栅极驱动器包括多个移位寄存电路，所述多个移位寄存电路以串联方式进行级联，每一所述移位寄存电路包括：第一上拉电路、第二上拉电路、第一下拉电路、第二下拉电路以及下拉控制电路，所述第一上拉电路和所述第二上拉电路串联连接在前一级的栅极驱动信号和栅极驱动信号输出端之间，所述第一下拉电路、第二下拉电路以及下拉控制电路与所述第一上拉电路和所述第二上拉电路并联连接，所述下拉控制电路耦接于所述前一级的栅极驱动信号、所述第一下拉电路、所述第二下拉电路、第一电平以及第二电平，所述下拉控制电路根据所述前一级的栅极驱动信号控制所述第一下拉电路和所述第二下拉电路。
  2. 根据权利要求1所述的栅极驱动器，其中，所述移位寄存电路还包括第一电容和第二电容；
    所述第一上拉电路包括第一晶体管，所述第一晶体管的栅极和源极与前一级的栅极驱动信号连接；
    所述第二上拉电路第二晶体管，所述第二晶体管的栅极与所述第一晶体管的漏极连接，源极与第一时钟信号连接，漏极与栅极驱动信号输出端连接；
    所述第一电容在所述第二晶体管的漏极和栅极之间；
    所述第一下拉电路包括第三晶体管，所述第三晶体管的源极与所述栅极驱动信号输出端连接，漏极与所述第一电平连接；
    所述第二下拉电路包括第四晶体管，所述第四晶体管的源极与所述第一晶体管的漏极连接，漏极与所述第一电平连接；
    所述第二电容的一端与所述第一电平连接，所述第二电容的另二端与所述第三晶体管的栅极和所述第四晶体管的栅极连接。
  3. 根据权利要求2所述的栅极驱动器，其中，所述下拉控制电路包括：
    第五晶体管，所述第五晶体管的栅极与所述前一级的栅极驱动信号连接，源极与所述第一电平连接，漏极与所述第三晶体管的栅极和所述第四晶体管的栅极连接；
    第六晶体管，所述第六晶体管的栅极与所述前一级的栅极驱动信号连接，源极与所述第一电平连接；
    第七晶体管，所述第七晶体管的栅极与所述第六晶体管的漏极连接，源极与所述第二电平连接，漏极与所述第五晶体管的漏极连接；
    第三电容，所述第三电容连接在所述第七晶体管的源极和栅极之间；
    第八晶体管，所述第八晶体管的栅极和漏极与所述第二电平连接，源极与所述第六晶体管的漏极连接。
  4. 根据权利要求3所述的栅极驱动器，其中，所述第一电平为高电平，所述第二电平为低电平。
  5. 根据权利要求4所述的栅极驱动器，其中，所述第一晶体管 、第二晶体管、第三晶体管、第四晶体管、第五晶体管、第六晶体管、第七晶体管以及第八晶体管均为P型MOS管。
  6. 一种液晶显示装置，其中，所述液晶显示装置包括液晶显示面板和栅极驱动器，所述栅极驱动器与所述液晶显示面板连接，用于为所述液晶显示面板提供扫描驱动信号，所述栅极驱动器包括多个移位寄存电路，所述多个移位寄存电路以串联方式进行级联，每一所述移位寄存电路包括：第一上拉电路、第二上拉电路、第一下拉电路、第二下拉电路以及下拉控制电路，所述第一上拉电路和所述第二上拉电路串联连接在前一级的栅极驱动信号和栅极驱动信号输出端之间，所述第一下拉电路、第二下拉电路以及下拉控制电路与所述第一上拉电路和所述第二上拉电路并联连接，所述下拉控制电路耦接于所述前一级的栅极驱动信号、所述第一下拉电路、所述第二下拉电路、第一电平以及第二电平，所述下拉控制电路根据所述前一级的栅极驱动信号控制所述第一下拉电路和所述第二下拉电路。
  7. 根据权利要求6所述的液晶显示装置，其中，所述移位寄存电路还包括第一电容和第二电容；
    所述第一上拉电路包括第一晶体管，所述第一晶体管的栅极和源极与前一级的栅极驱动信号连接；
    所述第二上拉电路第二晶体管，所述第二晶体管的栅极与所述第一晶体管的漏极连接，源极与第一时钟信号连接，漏极与栅极驱动信号输出端连接；
    所述第一电容在所述第二晶体管的漏极和栅极之间；
    所述第一下拉电路包括第三晶体管，所述第三晶体管的源极与所述栅极驱动信号输出端连接，漏极与所述第一电平连接；
    所述第二下拉电路包括第四晶体管，所述第四晶体管的源极与所述第一晶体管的漏极连接，漏极与所述第一电平连接；
    所述第二电容的一端与所述第一电平连接，所述第二电容的另二端与所述第三晶体管的栅极和所述第四晶体管的栅极连接。
  8. 根据权利要求7所述的液晶显示装置，其中，所述下拉控制电路包括：
    第五晶体管，所述第五晶体管的栅极与所述前一级的栅极驱动信号连接，源极与所述第一电平连接，漏极与所述第三晶体管的栅极和所述第四晶体管的栅极连接；
    第六晶体管，所述第六晶体管的栅极与所述前一级的栅极驱动信号连接，源极与所述第一电平连接；
    第七晶体管，所述第七晶体管的栅极与所述第六晶体管的漏极连接，源极与所述第二电平连接，漏极与所述第五晶体管的漏极连接；
    第三电容，所述第三电容连接在所述第七晶体管的源极和栅极之间；
    第八晶体管，所述第八晶体管的栅极和漏极与所述第二电平连接，源极与所述第六晶体管的漏极连接。
  9. 根据权利要求8所述的液晶显示装置，其中，所述第一电平为高电平，所述第二电平为低电平。
  10. 根据权利要求9所述的液晶显示装置，其中，所述第一晶体管 、第二晶体管、第三晶体管、第四晶体管、第五晶体管、第六晶体管、第七晶体管以及第八晶体管均为P型MOS管。
PCT/CN2015/070517 2014-12-30 2015-01-12 液晶显示装置及其栅极驱动器 Ceased WO2016106823A1 (zh)

Priority Applications (6)

Application Number Priority Date Filing Date Title
KR1020177021417A KR101989721B1 (ko) 2014-12-30 2015-01-12 액정 디스플레이 장치 및 그 게이트 드라이버
JP2017534660A JP6472525B2 (ja) 2014-12-30 2015-01-12 液晶ディスプレイとそのゲート駆動装置
GB1706904.8A GB2547577B (en) 2014-12-30 2015-01-12 Liquid crystal display device and gate driving circuit thereof
US14/433,657 US9620073B2 (en) 2014-12-30 2015-01-12 Liquid crystal display device and gate driving circuit thereof
RU2017125765A RU2673701C1 (ru) 2014-12-30 2015-01-12 Жидкокристаллическое устройство отображения и схема возбуждения затвора для него
DE112015005395.6T DE112015005395B4 (de) 2014-12-30 2015-01-12 Flüssigkristallanzeigevorrichtung und Gate-Treiber hierfür

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410850940.X 2014-12-30
CN201410850940.XA CN104517577B (zh) 2014-12-30 2014-12-30 液晶显示装置及其栅极驱动器

Publications (1)

Publication Number Publication Date
WO2016106823A1 true WO2016106823A1 (zh) 2016-07-07

Family

ID=52792792

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/070517 Ceased WO2016106823A1 (zh) 2014-12-30 2015-01-12 液晶显示装置及其栅极驱动器

Country Status (8)

Country Link
US (1) US9620073B2 (zh)
JP (1) JP6472525B2 (zh)
KR (1) KR101989721B1 (zh)
CN (1) CN104517577B (zh)
DE (1) DE112015005395B4 (zh)
GB (1) GB2547577B (zh)
RU (1) RU2673701C1 (zh)
WO (1) WO2016106823A1 (zh)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104809978B (zh) * 2015-05-21 2017-05-17 京东方科技集团股份有限公司 移位寄存器单元、驱动方法、栅极驱动电路及显示装置
CN105741802B (zh) * 2016-03-28 2018-01-30 京东方科技集团股份有限公司 移位寄存器单元及其驱动方法、栅极驱动电路、显示装置
CN106097978B (zh) * 2016-08-19 2018-08-03 京东方科技集团股份有限公司 移位寄存单元、移位寄存器、栅极驱动电路和显示装置
CN106128397B (zh) * 2016-08-31 2019-03-15 深圳市华星光电技术有限公司 一种goa驱动单元及驱动电路
CN106205538A (zh) * 2016-08-31 2016-12-07 深圳市华星光电技术有限公司 一种goa驱动单元及驱动电路
CN107452318B (zh) * 2017-09-20 2020-04-28 京东方科技集团股份有限公司 复位控制模块、其驱动方法及移位寄存器单元、显示装置
CN108039150B (zh) 2017-11-16 2020-05-19 武汉华星光电半导体显示技术有限公司 移位寄存电路及移位寄存单元
CN108172165B (zh) * 2018-01-03 2019-12-10 京东方科技集团股份有限公司 移位寄存器电路、驱动方法和显示装置
CN108231024B (zh) * 2018-01-07 2019-12-10 苏州市相城区黄桥工业园经济发展有限公司 一种用于振动环境的液晶显示装置
TWI690931B (zh) * 2019-03-08 2020-04-11 友達光電股份有限公司 閘極驅動電路以及移位暫存器的控制方法
CN114203081B (zh) * 2020-09-02 2023-12-22 京东方科技集团股份有限公司 栅极驱动单元、驱动方法、栅极驱动电路和显示装置
TWI731820B (zh) * 2020-12-08 2021-06-21 友達光電股份有限公司 移位暫存電路

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6300928B1 (en) * 1997-08-09 2001-10-09 Lg Electronics Inc. Scanning circuit for driving liquid crystal display
CN101533623A (zh) * 2009-02-26 2009-09-16 深圳华映显示科技有限公司 可抑制临界电压漂移的闸极驱动电路
CN101673582A (zh) * 2009-10-28 2010-03-17 友达光电股份有限公司 移位缓存器电路
CN102629461A (zh) * 2012-02-21 2012-08-08 北京京东方光电科技有限公司 移位寄存器、阵列基板驱动电路及显示装置
CN103137065A (zh) * 2011-11-25 2013-06-05 元太科技工业股份有限公司 驱动电路
CN103400601A (zh) * 2013-05-28 2013-11-20 友达光电股份有限公司 移位寄存器电路

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100803163B1 (ko) * 2001-09-03 2008-02-14 삼성전자주식회사 액정표시장치
US7486269B2 (en) * 2003-07-09 2009-02-03 Samsung Electronics Co., Ltd. Shift register, scan driving circuit and display apparatus having the same
JP2008131407A (ja) * 2006-11-22 2008-06-05 Matsushita Electric Ind Co Ltd 固体撮像素子およびそれを用いた撮像装置
TWI380274B (en) * 2008-02-21 2012-12-21 Chunghwa Picture Tubes Ltd Shift register and liquid crystal display (lcd)
TWI386904B (zh) * 2008-05-12 2013-02-21 Chimei Innolux Corp 平面顯示器
CN102473376B (zh) * 2009-07-10 2014-08-13 夏普株式会社 显示装置
WO2011080936A1 (ja) * 2009-12-28 2011-07-07 シャープ株式会社 シフトレジスタ
US8537094B2 (en) * 2010-03-24 2013-09-17 Au Optronics Corporation Shift register with low power consumption and liquid crystal display having the same
TWI433459B (zh) * 2010-07-08 2014-04-01 Au Optronics Corp 雙向移位暫存器
WO2012161042A1 (ja) * 2011-05-23 2012-11-29 シャープ株式会社 走査信号線駆動回路、それを備えた表示装置、および走査信号線の駆動方法
CN103680453B (zh) * 2013-12-20 2015-09-16 深圳市华星光电技术有限公司 阵列基板行驱动电路
CN103928007B (zh) * 2014-04-21 2016-01-20 深圳市华星光电技术有限公司 一种用于液晶显示的goa电路及液晶显示装置
CN104064160B (zh) * 2014-07-17 2016-06-15 深圳市华星光电技术有限公司 具有自我补偿功能的栅极驱动电路

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6300928B1 (en) * 1997-08-09 2001-10-09 Lg Electronics Inc. Scanning circuit for driving liquid crystal display
CN101533623A (zh) * 2009-02-26 2009-09-16 深圳华映显示科技有限公司 可抑制临界电压漂移的闸极驱动电路
CN101673582A (zh) * 2009-10-28 2010-03-17 友达光电股份有限公司 移位缓存器电路
CN103137065A (zh) * 2011-11-25 2013-06-05 元太科技工业股份有限公司 驱动电路
CN102629461A (zh) * 2012-02-21 2012-08-08 北京京东方光电科技有限公司 移位寄存器、阵列基板驱动电路及显示装置
CN103400601A (zh) * 2013-05-28 2013-11-20 友达光电股份有限公司 移位寄存器电路

Also Published As

Publication number Publication date
KR101989721B1 (ko) 2019-06-14
KR20170138075A (ko) 2017-12-14
US20160343334A1 (en) 2016-11-24
RU2673701C1 (ru) 2018-11-29
DE112015005395B4 (de) 2021-01-21
GB2547577A (en) 2017-08-23
GB201706904D0 (en) 2017-06-14
JP6472525B2 (ja) 2019-02-20
CN104517577A (zh) 2015-04-15
JP2018508809A (ja) 2018-03-29
US9620073B2 (en) 2017-04-11
CN104517577B (zh) 2016-10-12
GB2547577B (en) 2021-07-14
DE112015005395T5 (de) 2017-08-24

Similar Documents

Publication Publication Date Title
WO2016106823A1 (zh) 液晶显示装置及其栅极驱动器
KR102019578B1 (ko) Goa 회로 및 액정 디스플레이
CN104485079B (zh) 用于液晶显示装置的goa电路
US10593286B2 (en) Shift register, gate driving circuit, display panel and driving method
CN102682699B (zh) 栅极驱动电路及显示器
CN110689858B (zh) 一种移位寄存器及其驱动方法、栅极驱动电路
US20160189647A1 (en) Goa circuit applied to liquid crystal display device
CN109064993B (zh) 移位寄存器及其驱动方法、栅极驱动电路和显示装置
WO2016106925A1 (zh) 与非门锁存的驱动电路以及与非门锁存的移位寄存器
WO2018072288A1 (zh) Goa驱动电路及液晶显示装置
WO2020238013A1 (zh) Goa 电路及阵列基板
WO2017121176A1 (zh) 移位寄存器及其驱动方法、栅极驱动电路和显示装置
CN106683631A (zh) 一种igzo薄膜晶体管的goa电路及显示装置
CN104282283B (zh) 一种移位寄存器单元、栅极驱动电路及显示装置
WO2017101200A1 (zh) 基于ltps半导体薄膜晶体管的goa电路
WO2016106821A1 (zh) 栅极驱动电路以及移位寄存器
WO2017113438A1 (zh) 栅极驱动电路和使用栅极驱动电路的显示器
WO2016106815A1 (zh) 显示装置及其栅极驱动电路
WO2016070510A1 (zh) 基于低温多晶硅半导体薄膜晶体管的goa电路
WO2017197684A1 (zh) 基于ltps半导体薄膜晶体管的goa电路
WO2016070508A1 (zh) 基于低温多晶硅半导体薄膜晶体管的goa电路
WO2018188119A1 (zh) 液晶显示装置及其goa电路
WO2018107533A1 (zh) 一种栅极驱动电路及驱动方法、显示装置
WO2016070511A1 (zh) 基于低温多晶硅半导体薄膜晶体管的goa电路
WO2017113443A1 (zh) 阵列基板行驱动电路及显示装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14433657

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15874516

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 201706904

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20150112

ENP Entry into the national phase

Ref document number: 2017534660

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 112015005395

Country of ref document: DE

ENP Entry into the national phase

Ref document number: 2017125765

Country of ref document: RU

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 20177021417

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 15874516

Country of ref document: EP

Kind code of ref document: A1