WO2016093468A1 - 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 - Google Patents
방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 Download PDFInfo
- Publication number
- WO2016093468A1 WO2016093468A1 PCT/KR2015/008886 KR2015008886W WO2016093468A1 WO 2016093468 A1 WO2016093468 A1 WO 2016093468A1 KR 2015008886 W KR2015008886 W KR 2015008886W WO 2016093468 A1 WO2016093468 A1 WO 2016093468A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- block
- data
- interleaving
- bit
- frame
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 54
- 101000596046 Homo sapiens Plastin-2 Proteins 0.000 description 77
- 102100035182 Plastin-2 Human genes 0.000 description 77
- 230000011664 signaling Effects 0.000 description 56
- 238000013507 mapping Methods 0.000 description 42
- 230000015654 memory Effects 0.000 description 40
- 230000005540 biological transmission Effects 0.000 description 35
- 101000596041 Homo sapiens Plastin-1 Proteins 0.000 description 27
- 102100035181 Plastin-1 Human genes 0.000 description 27
- 238000003780 insertion Methods 0.000 description 23
- 230000037431 insertion Effects 0.000 description 23
- 230000008569 process Effects 0.000 description 22
- 238000012545 processing Methods 0.000 description 21
- 230000008054 signal transmission Effects 0.000 description 21
- 108091006146 Channels Proteins 0.000 description 20
- 230000006978 adaptation Effects 0.000 description 14
- 238000010586 diagram Methods 0.000 description 14
- 230000006870 function Effects 0.000 description 11
- 230000006835 compression Effects 0.000 description 9
- 238000007906 compression Methods 0.000 description 9
- 230000003068 static effect Effects 0.000 description 9
- 239000000969 carrier Substances 0.000 description 8
- 230000008859 change Effects 0.000 description 8
- 239000011159 matrix material Substances 0.000 description 8
- 230000001174 ascending effect Effects 0.000 description 7
- 230000009467 reduction Effects 0.000 description 7
- 230000002441 reversible effect Effects 0.000 description 7
- 238000001514 detection method Methods 0.000 description 5
- 238000005562 fading Methods 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012217 deletion Methods 0.000 description 3
- 230000037430 deletion Effects 0.000 description 3
- 230000001419 dependent effect Effects 0.000 description 3
- 238000001824 photoionisation detection Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 125000004122 cyclic group Chemical group 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000004904 shortening Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 230000036626 alertness Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000005388 cross polarization Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000013213 extrapolation Methods 0.000 description 1
- 238000001997 free-flow electrophoresis Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000021715 photosynthesis, light harvesting Effects 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 238000011946 reduction process Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000033772 system development Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2647—Arrangements specific to the receiver only
- H04L27/2649—Demodulators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
- H04N21/238—Interfacing the downstream path of the transmission network, e.g. adapting the transmission rate of a video stream to network bandwidth; Processing of multiplex streams
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J11/00—Orthogonal multiplex systems, e.g. using WALSH codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/0001—Systems modifying transmission characteristics according to link quality, e.g. power backoff
- H04L1/0009—Systems modifying transmission characteristics according to link quality, e.g. power backoff by adapting the channel coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/0001—Systems modifying transmission characteristics according to link quality, e.g. power backoff
- H04L1/0023—Systems modifying transmission characteristics according to link quality, e.g. power backoff characterised by the signalling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
- H04L1/0042—Encoding specially adapted to other signal generation operation, e.g. in order to reduce transmit distortions, jitter, or to improve signal shape
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
- H04L1/0058—Block-coded modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0064—Concatenated codes
- H04L1/0065—Serial concatenated codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/10—Frequency-modulated carrier systems, i.e. using frequency-shift keying
- H04L27/12—Modulator circuits; Transmitter circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/0001—Arrangements for dividing the transmission path
- H04L5/0003—Two-dimensional division
- H04L5/0005—Time-frequency
- H04L5/0007—Time-frequency the frequencies being orthogonal, e.g. OFDM(A), DMT
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
- H04N21/234—Processing of video elementary streams, e.g. splicing of video streams or manipulating encoded video stream scene graphs
- H04N21/2343—Processing of video elementary streams, e.g. splicing of video streams or manipulating encoded video stream scene graphs involving reformatting operations of video signals for distribution or compliance with end-user requests or end-user device requirements
Definitions
- the present invention relates to a broadcast signal transmission apparatus, a broadcast signal reception apparatus, and a broadcast signal transmission and reception method.
- the digital broadcast signal may include a larger amount of video / audio data than the analog broadcast signal, and may further include various types of additional data as well as the video / audio data.
- the digital broadcasting system may provide high definition (HD) images, multichannel audio, and various additional services.
- HD high definition
- data transmission efficiency for a large amount of data transmission, robustness of a transmission / reception network, and network flexibility in consideration of a mobile receiving device should be improved.
- the broadcast signal transmission method comprises the steps of encoding service data corresponding to a plurality of physical paths, encoded services in each physical path Bit interleaving data, generating at least one signal frame including the bit interleaved service data, and modulating the data in the at least one signal frame generated in an orthogonal frequency division multiplex (OFDM) scheme. And transmitting broadcast signals including the modulated data.
- OFDM orthogonal frequency division multiplex
- the present invention can provide various broadcast services by processing data according to service characteristics to control a quality of service (QoS) for each service or service component.
- QoS quality of service
- the present invention can achieve transmission flexibility by transmitting various broadcast services through the same radio frequency (RF) signal bandwidth.
- RF radio frequency
- the present invention can improve data transmission efficiency and robustness of transmission and reception of broadcast signals using a multiple-input multiple-output (MIMO) system.
- MIMO multiple-input multiple-output
- the present invention it is possible to provide a broadcast signal transmission and reception method and apparatus capable of receiving a digital broadcast signal without errors even when using a mobile reception device or in an indoor environment.
- FIG. 1 shows a structure of a broadcast signal transmission apparatus for a next generation broadcast service according to an embodiment of the present invention.
- FIG 2 illustrates an input formatting block according to an embodiment of the present invention.
- FIG 3 illustrates an input formatting block according to another embodiment of the present invention.
- FIG 4 illustrates an input formatting block according to another embodiment of the present invention.
- FIG. 5 illustrates a bit interleaved coding & modulation (BICM) block according to an embodiment of the present invention.
- BICM bit interleaved coding & modulation
- FIG. 6 illustrates a BICM block according to another embodiment of the present invention.
- FIG. 7 illustrates a frame building block according to an embodiment of the present invention.
- FIG 8 illustrates an orthogonal frequency division multiplexing (OFDM) generation block according to an embodiment of the present invention.
- OFDM orthogonal frequency division multiplexing
- FIG. 9 illustrates a structure of a broadcast signal receiving apparatus for a next generation broadcast service according to an embodiment of the present invention.
- FIG. 10 shows a frame structure according to an embodiment of the present invention.
- FIG. 11 illustrates a signaling hierarchy structure of a frame according to an embodiment of the present invention.
- FIG 13 illustrates PLS1 data according to an embodiment of the present invention.
- FIG 14 illustrates PLS2 data according to an embodiment of the present invention.
- FIG. 16 illustrates a logical structure of a frame according to an embodiment of the present invention.
- PLS physical layer signaling
- FIG 19 illustrates FIC mapping according to an embodiment of the present invention.
- FIG 20 illustrates a type of a data pipe (DP) according to an embodiment of the present invention.
- FIG. 21 illustrates a data pipe (DP) mapping according to an embodiment of the present invention.
- FEC 22 shows a forward error correction (FEC) structure according to an embodiment of the present invention.
- 25 illustrates time interleaving according to an embodiment of the present invention.
- Figure 26 illustrates the basic operation of a twisted row-column block interleaver according to one embodiment of the present invention.
- FIG. 27 illustrates the operation of a twisted row-column block interleaver according to another embodiment of the present invention.
- FIG. 28 illustrates a diagonal read pattern of a twisted row-column block interleaver according to an embodiment of the present invention.
- FIG. 29 illustrates XFECBLOCKs interleaved from each interleaving array according to an embodiment of the present invention.
- FIG. 30 is a block diagram illustrating a bit interleaver according to an embodiment of the present invention.
- 31 is a block diagram illustrating a relationship between QCB interleaving and block interleaving according to an embodiment of the present invention.
- 32 is a table showing block interleaving parameters according to an embodiment of the present invention.
- 35 illustrates a bit deinterleaver according to an embodiment of the present invention.
- FIG. 36 illustrates a bit interleaver according to another embodiment of the present invention.
- FIG. 37 illustrates an operation of a block interleaver according to an embodiment of the present invention.
- 40 is a diagram illustrating a permutation order according to an embodiment of the present invention.
- 41 is a table showing inner group interleaving parameters according to another embodiment of the present invention.
- FIG. 42 is a diagram illustrating an operation of writing internal group interleaving in the case of NUC-256 according to an embodiment of the present invention.
- 44 is a diagram illustrating a remaining QC block according to one embodiment of the present invention.
- 45 illustrates an operation of writing left QC blocks according to an embodiment of the present invention.
- Fig. 47 is a view showing a difference in memory usage when the direction of writing operation of block interleaving is different.
- FIG. 48 illustrates a bit interleaver memory structure according to an embodiment of the present invention.
- 49 is a diagram illustrating a permutation order according to another embodiment of the present invention.
- 50 is a flowchart of a broadcast signal transmission method according to an embodiment of the present invention.
- FIG. 51 illustrates an embodiment of a permutation order table for each code rate according to a modulation type when the length of an LDPC codeword is 16200 bits.
- 52 to 55 illustrate permutation order tables for respective code rates according to modulation types when the length of an LDPC codeword is 64800 bits.
- 56 to 59 show a permutation order table for each code rate according to modulation types NUC 256 and NUQ 1K when the length of an LDPC codeword is 64800 bits.
- 60 illustrates another embodiment of a permutation order table for each code rate according to a modulation type when the length of an LDPC codeword is 16200 bits.
- FIG. 61 illustrates another embodiment of a permutation order table for each code rate according to a modulation type when the length of an LDPC codeword is 16200 bits.
- 62 shows another embodiment of a permutation order table for each code rate according to a modulation type when the length of an LDPC codeword is 16200 bits.
- 63 to 69 illustrate another embodiment of a permutation order table for each code rate according to a modulation type when the length of an LDPC codeword is 64800 bits.
- 70 to 73 illustrate another embodiment of the permutation order table for each code rate according to the modulation type when the length of the LDPC codeword is 64800 bits.
- the present invention provides an apparatus and method for transmitting and receiving broadcast signals for next generation broadcast services.
- the next generation broadcast service includes a terrestrial broadcast service, a mobile broadcast service, a UHDTV service, and the like.
- a broadcast signal for a next generation broadcast service may be processed through a non-multiple input multiple output (MIMO) or MIMO scheme.
- MIMO multiple input multiple output
- the non-MIMO scheme may include a multiple input single output (MISO) scheme, a single input single output (SISO) scheme, and the like.
- the MISO or MIMO scheme uses two antennas, but the present invention can be applied to a system using two or more antennas.
- the present invention can define three physical profiles (base, handheld, advanced) that are optimized to minimize receiver complexity while achieving the performance required for a particular application. have.
- the physical profile is a subset of all the structures that the corresponding receiver must implement.
- the three physical profiles share most of the functional blocks, but differ slightly in certain blocks and / or parameters. Further physical profiles can be defined later.
- a future profile may be multiplexed with a profile present in a single radio frequency (RF) channel through a future extension frame (FEF). Details of each physical profile will be described later.
- RF radio frequency
- FEF future extension frame
- the base profile mainly indicates the main use of a fixed receiving device in connection with a roof-top antenna.
- the base profile can be moved to any place but can also include portable devices that fall into a relatively stationary reception category.
- the use of the base profile can be extended for handheld devices or vehicles with some improved implementation, but such use is not expected in base profile receiver operation.
- the target signal-to-noise ratio range of reception is approximately 10-20 dB, which includes the 15 dB signal-to-noise ratio receiving capability of existing broadcast systems (eg, ATSC A / 53). Receiver complexity and power consumption are not as important as in battery powered handheld devices that will use the handheld profile. Key system parameters for the base profile are listed in Table 1 below.
- the handheld profile is designed for use in battery powered handheld and in-vehicle devices.
- the device may move at pedestrian or vehicle speed.
- the power consumption as well as the receiver complexity is very important for the implementation of the device of the handheld profile.
- the target signal-to-noise ratio range of the handheld profile is approximately 0-10 dB, but can be set to reach below 0 dB if intended for lower indoor reception.
- the advance profile provides higher channel capability in exchange for greater execution complexity.
- the profile requires the use of MIMO transmission and reception, and the UHDTV service is a target use, for which the profile is specifically designed.
- the enhanced capability may also be used to allow for an increase in the number of services at a given bandwidth, for example multiple SDTV or HDTV services.
- the target signal to noise ratio range of the advanced profile is approximately 20 to 30 dB.
- MIMO transmissions initially use existing elliptic polarization transmission equipment and can later be extended to full power cross polarization transmissions. Key system parameters for the advance profile are listed in Table 3 below.
- the base profile may be used as a profile for both terrestrial broadcast service and mobile broadcast service. That is, the base profile can be used to define the concept of a profile that includes a mobile profile. Also, the advanced profile can be divided into an advanced profile for the base profile with MIMO and an advanced profile for the handheld profile with MIMO. The three profiles can be changed according to the designer's intention.
- Auxiliary stream A sequence of cells carrying data of an undefined modulation and coding that can be used as a future extension or as required by a broadcaster or network operator.
- Base data pipe a data pipe that carries service signaling data
- Baseband Frame (or BBFRAME): A set of Kbch bits that form the input for one FEC encoding process (BCH and LDPC encoding).
- Coded block one of an LDPC encoded block of PLS1 data or an LDPC encoded block of PLS2 data
- Data pipe a logical channel in the physical layer that carries service data or related metadata that can carry one or more services or service components
- Data pipe unit A basic unit that can allocate data cells to data pipes in a frame
- Data symbol OFDM symbol in a frame that is not a preamble symbol (frame signaling symbols and frame edge symbols are included in the data symbols)
- DP_ID This 8-bit field uniquely identifies a data pipe within the system identified by SYSTEM_ID.
- Dummy cell A cell that carries a pseudo-random value used to fill the remaining unused capacity for physical layer signaling (PLS) signaling, data pipes, or auxiliary streams.
- PLS physical layer signaling
- FAC Emergency alert channel
- Frame A physical layer time slot starting with a preamble and ending with a frame edge symbol.
- Frame repetition unit A set of frames belonging to the same or different physical profile that contains an FEF that is repeated eight times in a super-frame.
- FEC Fast information channel
- FECBLOCK set of LDPC encoded bits of data pipe data
- FFT size The nominal FFT size used for a particular mode equal to the active symbol period Ts expressed in cycles of the fundamental period T.
- Frame signaling symbol The higher pilot density used at the start of a frame in a particular combination of FFT size, guard interval, and scattered pilot pattern, which carries a portion of the PLS data. Having OFDM symbol
- Frame edge symbol An OFDM symbol with a higher pilot density used at the end of the frame in a particular combination of FFT size, guard interval, and scatter pilot pattern.
- Frame-group set of all frames with the same physical profile type in a superframe
- Future extention frame A physical layer time slot within a super frame that can be used for future expansion, starting with a preamble.
- Futurecast UTB system A proposed physical layer broadcast system whose input is one or more MPEG2-TS or IP (Internet protocol) or generic streams and the output is an RF signal.
- Input stream A stream of data for the coordination of services delivered to the end user by the system.
- Normal data symbols data symbols except frame signaling symbols and frame edge symbols
- PHY profile A subset of all structures that the corresponding receiver must implement
- PLS physical layer signaling data consisting of PLS1 and PLS2
- PLS1 The first set of PLS data carried in a frame signaling symbol (FSS) with fixed size, coding, and modulation that conveys basic information about the system as well as the parameters needed to decode PLS2.
- FSS frame signaling symbol
- PLS2 The second set of PLS data sent to the FSS carrying more detailed PLS data about data pipes and systems.
- PLS2 dynamic data PLS2 data that changes dynamically from frame to frame
- PLS2 static data PLS2 data that is static during the duration of a frame group
- Preamble signaling data signaling data carried by the preamble symbol and used to identify the basic mode of the system
- Preamble symbol a fixed length pilot symbol carrying basic PLS data and positioned at the beginning of a frame
- Preamble symbols are primarily used for fast initial band scans to detect system signals, their timings, frequency offsets, and FFT sizes.
- Superframe set of eight frame repeat units
- Time interleaving block A set of cells in which time interleaving is performed, corresponding to one use of time interleaver memory.
- Time interleaving group A unit in which dynamic capacity allocation is performed for a particular data pipe, consisting of an integer, the number of XFECBLOCKs that change dynamically.
- a time interleaving group can be directly mapped to one frame or mapped to multiple frames.
- the time interleaving group may include one or more time interleaving blocks.
- Type 1 DP A data pipe in a frame where all data pipes are mapped to frames in a time division multiplexing (TDM) manner
- Type 2 DPs Types of data pipes in a frame where all data pipes are mapped to frames in an FDM fashion.
- XFECBLOCK set of N cells cells carrying all the bits of one LDPC FECBLOCK
- FIG. 1 shows a structure of a broadcast signal transmission apparatus for a next generation broadcast service according to an embodiment of the present invention.
- a broadcast signal transmission apparatus for a next generation broadcast service includes an input format block 1000, a bit interleaved coding & modulation (BICM) block 1010, and a frame building block 1020, orthogonal frequency division multiplexing (OFDM) generation block (OFDM generation block) 1030, and signaling generation block 1040. The operation of each block of the broadcast signal transmission apparatus will be described.
- BICM bit interleaved coding & modulation
- OFDM generation block orthogonal frequency division multiplexing
- signaling generation block 1040 The operation of each block of the broadcast signal transmission apparatus will be described.
- IP streams / packets and MPEG2-TS are the main input formats and other stream types are treated as general streams.
- management information is input to control the scheduling and allocation of the corresponding bandwidth for each input stream.
- One or multiple TS streams, IP streams and / or general stream inputs are allowed at the same time.
- the input format block 1000 can demultiplex each input stream into one or multiple data pipes to which independent coding and modulation is applied.
- the data pipe is the basic unit for controlling robustness, which affects the quality of service (QoS).
- QoS quality of service
- One or multiple services or service components may be delivered by one data pipe. Detailed operations of the input format block 1000 will be described later.
- a data pipe is a logical channel at the physical layer that carries service data or related metadata that can carry one or multiple services or service components.
- the data pipe unit is a basic unit for allocating data cells to data pipes in one frame.
- parity data is added for error correction and the encoded bit stream is mapped to a complex value constellation symbol.
- the symbols are interleaved over the specific interleaving depth used for that data pipe.
- MIMO encoding is performed at BICM block 1010 and additional data paths are added to the output for MIMO transmission. Detailed operations of the BICM block 1010 will be described later.
- the frame building block 1020 may map data cells of an input data pipe to OFDM solid balls within one frame. After mapping, frequency interleaving is used for frequency domain diversity, in particular to prevent frequency selective fading channels. Detailed operations of the frame building block 1020 will be described later.
- the OFDM generation block 1030 can apply existing OFDM modulation having a cyclic prefix as the guard interval.
- a distributed MISO scheme is applied across the transmitter.
- a peak-to-average power ratio (PAPR) scheme is implemented in the time domain.
- PAPR peak-to-average power ratio
- the proposal provides a variety of FFT sizes, guard interval lengths, and sets of corresponding pilot patterns. Detailed operations of the OFDM generation block 1030 will be described later.
- the signaling generation block 1040 may generate physical layer signaling information used for the operation of each functional block.
- the signaling information is also transmitted such that the service of interest is properly recovered at the receiver side. Detailed operations of the signaling generation block 1040 will be described later.
- 2 illustrates an input format block according to an embodiment of the present invention. 2 shows an input format block when the input signal is a single input stream.
- the input format block illustrated in FIG. 2 corresponds to an embodiment of the input format block 1000 described with reference to FIG. 1.
- Input to the physical layer may consist of one or multiple data streams. Each data stream is carried by one data pipe.
- the mode adaptation module slices the input data stream into a data field of a baseband frame (BBF).
- BBF baseband frame
- the system supports three types of input data streams: MPEG2-TS, IP, and GS (generic stream).
- MPEG2-TS features a fixed length (188 bytes) packet where the first byte is a sync byte (0x47).
- An IP stream consists of variable length IP datagram packets signaled in IP packet headers.
- the system supports both IPv4 and IPv6 for IP streams.
- the GS may consist of variable length packets or constant length packets signaled in the encapsulation packet header.
- (a) shows a mode adaptation block 2000 and a stream adaptation (stream adaptation) 2010 for a signal data pipe
- PLS generation block 2020 and PLS scrambler 2030 are shown. The operation of each block will be described.
- the input stream splitter splits the input TS, IP, GS streams into multiple service or service component (audio, video, etc.) streams.
- the mode adaptation module 2010 is composed of a CRC encoder, a baseband (BB) frame slicer, and a BB frame header insertion block.
- the CRC encoder provides three types of CRC encoding, CRC-8, CRC-16, and CRC-32, for error detection at the user packet (UP) level.
- the calculated CRC byte is appended after the UP.
- CRC-8 is used for the TS stream
- CRC-32 is used for the IP stream. If the GS stream does not provide CRC encoding, then the proposed CRC encoding should be applied.
- the BB Frame Slicer maps the input to an internal logical bit format.
- the first receive bit is defined as MSB.
- the BB frame slicer allocates the same number of input bits as the available data field capacity. In order to allocate the same number of input bits as the BBF payload, the UP stream is sliced to fit the data field of the BBF.
- the BB frame header insertion block can insert a 2 bytes fixed length BBF header before the BB frame.
- the BBF header consists of STUFFI (1 bit), SYNCD (13 bit), and RFU (2 bit).
- the BBF may have an extension field (1 or 3 bytes) at the end of the 2-byte BBF header.
- Stream adaptation 2010 consists of a stuffing insertion block and a BB scrambler.
- the stuffing insertion block may insert the stuffing field into the payload of the BB frame. If the input data for the stream adaptation is sufficient to fill the BB frame, STUFFI is set to 0, and the BBF has no stuffing field. Otherwise, STUFFI is set to 1 and the stuffing field is inserted immediately after the BBF header.
- the stuffing field includes a 2-byte stuffing field header and variable sized stuffing data.
- the BB scrambler scrambles the complete BBF for energy dissipation.
- the scrambling sequence is synchronized with the BBF.
- the scrambling sequence is generated by the feedback shift register.
- the PLS generation block 2020 may generate PLS data.
- PLS provides a means by which a receiver can connect to a physical layer data pipe.
- PLS data consists of PLS1 data and PLS2 data.
- PLS1 data is the first set of PLS data delivered to the FSS in frames with fixed size, coding, and modulation that convey basic information about the system as well as the parameters needed to decode the PLS2 data.
- PLS1 data provides basic transmission parameters including the parameters required to enable reception and decoding of PLS2 data.
- the PLS1 data is constant during the duration of the frame group.
- PLS2 data is the second set of PLS data sent to the FSS that carries more detailed PLS data about the data pipes and systems.
- PLS2 contains parameters that provide enough information for the receiver to decode the desired data pipe.
- PLS2 signaling further consists of two types of parameters: PLS2 static data (PLS2-STAT data) and PLS2 dynamic data (PLS2-DYN data).
- PLS2 static data is PLS2 data that is static during the duration of a frame group
- PLS2 dynamic data is PLS2 data that changes dynamically from frame to frame.
- the PLS scrambler 2030 may scramble PLS data generated for energy distribution.
- the aforementioned blocks may be omitted or may be replaced by blocks having similar or identical functions.
- FIG 3 illustrates an input format block according to another embodiment of the present invention.
- the input format block illustrated in FIG. 3 corresponds to an embodiment of the input format block 1000 described with reference to FIG. 1.
- FIG. 3 illustrates a mode adaptation block of an input format block when the input signal corresponds to a multi input stream.
- a mode adaptation block of an input format block for processing multi input streams may independently process multiple input streams.
- a mode adaptation block for processing a multi input stream may be an input stream splitter 3000 or an input stream synchro.
- Each block of the mode adaptation block will be described.
- Operations of the CRC encoder 3050, the BB frame slicer 3060, and the BB header insertion block 3070 correspond to the operations of the CRC encoder, the BB frame slicer, and the BB header insertion block described with reference to FIG. Is omitted.
- the input stream splitter 3000 splits the input TS, IP, and GS streams into a plurality of service or service component (audio, video, etc.) streams.
- the input stream synchronizer 3010 may be called ISSY.
- ISSY can provide suitable means to ensure constant bit rate (CBR) and constant end-to-end transmission delay for any input data format.
- CBR constant bit rate
- ISSY is always used in the case of multiple data pipes carrying TS, and optionally in multiple data pipes carrying GS streams.
- Compensating delay block 3020 may delay the split TS packet stream following the insertion of ISSY information to allow TS packet recombination mechanisms without requiring additional memory at the receiver. have.
- the null packet deletion block 3030 is used only for the TS input stream. Some TS input streams or split TS streams may have a large number of null packets present to accommodate variable bit-rate (VBR) services in the CBR TS stream. In this case, to avoid unnecessary transmission overhead, null packets may be acknowledged and not transmitted. At the receiver, the discarded null packet can be reinserted in the exact place it originally existed with reference to the deleted null-packet (DNP) counter inserted in the transmission, ensuring CBR and time stamp (PCR) updates. There is no need.
- VBR variable bit-rate
- the header compression block 3040 can provide packet header compression to increase transmission efficiency for the TS or IP input stream. Since the receiver may have a priori information for a particular portion of the header, this known information may be deleted at the transmitter.
- the receiver may have a priori information about the sync byte configuration (0x47) and the packet length (188 bytes). If the input TS delivers content with only one PID, that is, one service component (video, audio, etc.) or service subcomponent (SVC base layer, SVC enhancement layer, MVC base view, or MVC dependent view) Only, TS packet header compression may (optionally) be applied to the TS. TS packet header compression is optionally used when the input stream is an IP stream. The block may be omitted or replaced with a block having similar or identical functions.
- FIG 4 illustrates an input format block according to another embodiment of the present invention.
- the input format block illustrated in FIG. 4 corresponds to an embodiment of the input format block 1000 described with reference to FIG. 1.
- FIG. 4 illustrates a stream adaptation block of an input format block when the input signal corresponds to a multi input stream.
- a mode adaptation block for processing a multi input stream includes a scheduler 4000 and a 1-frame delay block 4010. ), A stuffing insertion block 4020, an in-band signaling block 4030, a BB frame scrambler 4040, a PLS generation block 4050, and a PLS scrambler 4060.
- a stuffing insertion block 4020 for processing a multi input stream (multiple input stream), respectively, includes a scheduler 4000 and a 1-frame delay block 4010.
- a stuffing insertion block 4020 an in-band signaling block 4030, a BB frame scrambler 4040, a PLS generation block 4050, and a PLS scrambler 4060.
- the operations of the stuffing insertion block 4020, the BB frame scrambler 4040, the PLS generation block 4050, and the PLS scrambler 4060 are described with reference to FIG. 2. ), So its description is omitted.
- the scheduler 4000 may determine the overall cell allocation over the entire frame from the amount of FECBLOCK of each data pipe. Including the assignments for PLS, EAC and FIC, the scheduler generates values of PLS2-DYN data transmitted in PLS cells or in-band signaling of the FSS of the frame. Details of FECBLOCK, EAC, and FIC will be described later.
- the 1-frame delay block 4010 transmits input data to one transmission frame so that scheduling information about the next frame can be transmitted through the current frame regarding the in-band signaling information to be inserted into the data pipe. You can delay it.
- In-band signaling block 4030 may insert the non-delayed portion of the PLS2 data into the data pipe of the frame.
- FIG. 5 illustrates a BICM block according to an embodiment of the present invention.
- the BICM block illustrated in FIG. 5 corresponds to an embodiment of the BICM block 1010 described with reference to FIG. 1.
- the broadcast signal transmission apparatus for the next generation broadcast service may provide a terrestrial broadcast service, a mobile broadcast service, a UHDTV service, and the like.
- the BICM block according to an embodiment of the present invention can independently process each data pipe by independently applying the SISO, MISO, and MIMO schemes to the data pipes corresponding to the respective data paths.
- the apparatus for transmitting broadcast signals for the next generation broadcast service according to an embodiment of the present invention may adjust QoS for each service or service component transmitted through each data pipe.
- the BICM block shared by the base profile and the handheld profile and the BICM block of the advanced profile may include a plurality of processing blocks for processing each data pipe.
- the processing block 5000 of the BICM block for the base profile and the handheld profile includes a data FEC encoder 5010, a bit interleaver 5020, a constellation mapper 5030, a signal space diversity (SSD) encoding block ( 5040, and a time interleaver 5050.
- a data FEC encoder 5010 a bit interleaver 5020
- a constellation mapper 5030 a signal space diversity (SSD) encoding block ( 5040, and a time interleaver 5050.
- SSD signal space diversity
- the data FEC encoder 5010 performs FEC encoding on the input BBF to generate the FECBLOCK procedure using outer coding (BCH) and inner coding (LDPC).
- Outer coding (BCH) is an optional coding method. The detailed operation of the data FEC encoder 5010 will be described later.
- the bit interleaver 5020 may interleave the output of the data FEC encoder 5010 while providing a structure that can be efficiently realized to achieve optimized performance by a combination of LDPC codes and modulation schemes. The detailed operation of the bit interleaver 5020 will be described later.
- Constellation mapper 5030 can be QPSK, QAM-16, non-uniform QAM (NUQ-64, NUQ-256, NUQ-1024) or non-uniform constellation (NUC-16, NUC-64, NUC-256, NUC-1024)
- NUQ-64, NUQ-256, NUQ-1024 non-uniform QAM
- NUC-16, NUC-64, NUC-256, NUC-1024 A constellation point whose power is normalized by modulating each cell word from the bit interleaver 5020 in the base and handheld profiles or the cell word from the cell word demultiplexer 5010-1 in the advanced profile. e l can be provided.
- the constellation mapping applies only to data pipes. It is observed that NUQ has any shape, while QAM-16 and NUQ have a square shape. If each constellation is rotated by a multiple of 90 degrees, the rotated constellation overlaps exactly with the original. Due to the rotational symmetry characteristic, the real and imaginary components have the same capacity and average power. Both NUQ and N
- the SSD encoding block 5040 may pre-code cells in two, three, and four dimensions, thereby increasing reception robustness in difficult fading conditions.
- the time interleaver 5050 may operate at the data pipe level.
- the parameters of time interleaving can be set differently for each data pipe. The specific operation of the time interleaver 5050 will be described later.
- the processing block 5000-1 of the BICM block for the advanced profile may include a data FEC encoder, a bit interleaver, a constellation mapper, and a time interleaver.
- the processing block 5000-1 is distinguished from the processing block 5000 in that it further includes a cell word demultiplexer 5010-1 and a MIMO encoding block 5020-1.
- operations of the data FEC encoder, the bit interleaver, the constellation mapper, and the time interleaver in the processing block 5000-1 may be performed by the data FEC encoder 5010, the bit interleaver 5020, and the constellation mapper 5030. Since this corresponds to the operation of the time interleaver 5050, the description thereof will be omitted.
- Cell word demultiplexer 5010-1 is used by an advanced profile data pipe to separate a single cell word stream into a dual cell word stream for MIMO processing. A detailed operation of the cell word demultiplexer 5010-1 will be described later.
- the MIMO encoding block 5020-1 may process the output of the cell word demultiplexer 5010-1 using the MIMO encoding scheme.
- MIMO encoding scheme is optimized for broadcast signal transmission. MIMO technology is a promising way to gain capacity, but depends on the channel characteristics. Especially for broadcast, the difference in received signal power between two antennas due to different signal propagation characteristics or the strong LOS component of the channel makes it difficult to obtain capacity gains from MIMO.
- the proposed MIMO encoding scheme overcomes this problem by using phase randomization and rotation based precoding of one of the MIMO output signals.
- MIMO encoding is intended for a 2x2 MIMO system that requires at least two antennas at both the transmitter and the receiver.
- Two MIMO encoding modes are defined in this proposal, full-rate spatial multiplexing (FR-SM) and full-rate full-diversity spatial multiplexing (FRFD-SM).
- FR-SM encoding provides increased capacity with a relatively small complexity increase at the receiver side, while FRFD-SM encoding provides increased capacity and additional diversity gain with a larger complexity increase at the receiver side.
- the proposed MIMO encoding scheme does not limit the antenna polarity arrangement.
- MIMO processing is required for the advanced profile frame, which means that all data pipes in the advanced profile frame are processed by the MIMO encoder. MIMO processing is applied at the data pipe level. NUQ (e 1, i ), the pair of constellation mapper outputs And e 2, i ) are fed to the input of the MIMO encoder. MIMO encoder output pairs g1, i and g2, i are transmitted by the same carrier k and OFDM symbol l of each transmit antenna.
- FIG. 6 illustrates a BICM block according to another embodiment of the present invention.
- the BICM block illustrated in FIG. 6 corresponds to an embodiment of the BICM block 1010 described with reference to FIG. 1.
- the EAC is part of a frame carrying EAS information data
- the FIC is a logical channel in a frame carrying mapping information between a service and a corresponding base data pipe. Detailed description of the EAC and FIC will be described later.
- a BICM block for protecting PLS, EAC, and FIC may include a PLS FEC encoder 6000, a bit interleaver 6010, and a constellation mapper 6020.
- the PLS FEC encoder 6000 may include a scrambler, a BCH encoding / zero insertion block, an LDPC encoding block, and an LDPC parity puncturing block. Each block of the BICM block will be described.
- the PLS FEC encoder 6000 may encode scrambled PLS 1/2 data, EAC and FIC sections.
- the scrambler may scramble PLS1 data and PLS2 data before BCH encoding and shortening and punctured LDPC encoding.
- the BCH encoding / zero insertion block may perform outer encoding on the scrambled PLS 1/2 data using the shortened BCH code for PLS protection, and insert zero bits after BCH encoding. For PLS1 data only, the output bits of zero insertion can be permutated before LDPC encoding.
- the LDPC encoding block may encode the output of the BCH encoding / zero insertion block using the LDPC code.
- C ldpc and parity bits P ldpc are encoded systematically from each zero-inserted PLS information block I ldpc and appended after it.
- LDPC code parameters for PLS1 and PLS2 are shown in Table 4 below.
- the LDPC parity puncturing block may perform puncturing on the PLS1 data and the PLS2 data.
- LDPC parity bits are punctured after LDPC encoding.
- the LDPC parity bits of PLS2 are punctured after LDPC encoding. These punctured bits are not transmitted.
- the bit interleaver 6010 may interleave each shortened and punctured PLS1 data and PLS2 data.
- the constellation mapper 6020 may map bit interleaved PLS1 data and PLS2 data to constellations.
- FIG. 7 illustrates a frame building block according to an embodiment of the present invention.
- the frame building block illustrated in FIG. 7 corresponds to an embodiment of the frame building block 1020 described with reference to FIG. 1.
- the frame building block may include a delay compensation block 7000, a cell mapper 7010, and a frequency interleaver 7020. have. Each block of the frame building block will be described.
- the delay compensation block 7000 adjusts the timing between the data pipes and the corresponding PLS data to ensure co-time between the data pipes and the corresponding PLS data at the transmitter. have.
- PLS data is delayed by the data pipe.
- the delay of the BICM block is mainly due to the time interleaver 5050.
- In-band signaling data may cause information of the next time interleaving group to be delivered one frame ahead of the data pipe to be signaled.
- the delay compensation block delays the in-band signaling data accordingly.
- the cell mapper 7010 may map a PLS, an EAC, an FIC, a data pipe, an auxiliary stream, and a dummy cell to an active carrier of an OFDM symbol in a frame.
- the basic function of the cell mapper 7010 is to activate the data cells generated by time interleaving for each data pipe, PLS cell, and EAC / FIC cell, if any, corresponding to each OFDM symbol in one frame. (active) mapping to an array of OFDM cells.
- Service signaling data (such as program specific information (PSI) / SI) may be collected separately and sent by a data pipe.
- PSI program specific information
- SI program specific information
- the frequency interleaver 7020 may randomly interleave data cells received by the cell mapper 7010 to provide frequency diversity.
- the frequency interleaver 7020 may operate in an OFDM symbol pair consisting of two sequential OFDM symbols using different interleaving seed order to obtain the maximum interleaving gain in a single frame.
- FIG 8 illustrates an OFDM generation block according to an embodiment of the present invention.
- the OFDM generation block illustrated in FIG. 8 corresponds to an embodiment of the OFDM generation block 1030 described with reference to FIG. 1.
- the OFDM generation block modulates the OFDM carrier by inserting a pilot by the cell generated by the frame building block, inserts a pilot, and generates a time domain signal for transmission.
- the block sequentially inserts a guard interval and applies a PAPR reduction process to generate a final RF signal.
- the OFDM generation block includes a pilot and reserved tone insertion block (8000), a 2D-single frequency network (eSFN) encoding block 8010, an inverse fast fourier transform (IFFT).
- Block 8020 PAPR reduction block 8030, guard interval insertion block 8040, preamble insertion block 8050, other system insertion block 8060, and DAC block ( 8070).
- eSFN 2D-single frequency network
- IFFT inverse fast fourier transform
- Block 8020 PAPR reduction block 8030
- guard interval insertion block 8040 preamble insertion block 8050
- other system insertion block 8060 other system insertion block 8060
- DAC block 8070
- the pilot and reserved tone insertion block 8000 may insert pilot and reserved tones.
- the various cells in the OFDM symbol are modulated with reference information known as pilots having a transmitted value known a priori at the receiver.
- the information of the pilot cell is composed of a distributed pilot, a continuous pilot, an edge pilot, a frame signaling symbol (FSS) pilot, and a frame edge symbol (FES) pilot.
- Each pilot is transmitted at a specific incremental power level depending on pilot type and pilot pattern.
- the value of pilot information is derived from a reference sequence corresponding to a series of values, one in each given carrier for a given symbol.
- the pilot can be used for frame synchronization, frequency synchronization, time synchronization, channel estimation, transmission mode identification, and can also be used to track phase noise.
- Reference information taken from the reference sequence is transmitted in the distributed pilot cell in all symbols except the preamble, FSS and FES of the frame. Successive pilots are inserted into every symbol of the frame. The number and location of consecutive pilots depends on both the FFT size and the distributed pilot pattern. Edge carriers are the same as edge pilots in all symbols except the preamble symbol. Edge carriers are inserted to allow frequency interpolation (interpolation) to the edge of the spectrum. FSS pilots are inserted in the FSS and FES pilots are inserted in the FES. FSS pilots and FES pilots are inserted to allow time interpolation to the edge of the frame.
- the system according to an embodiment of the present invention supports SFN in which a distributed MISO scheme is selectively used to support a very robust transmission mode.
- 2D-eSFN is a distributed MISO scheme using multiple transmit antennas, and each antenna may be located at a different transmitter in the SFN network.
- the 2D-eSFN encoding block 8010 may distort the phase of signals transmitted from multiple transmitters by performing 2D-eSFN processing to generate time and frequency diversity in SFN configuration. Thus, burst errors due to long plane fading or deep fading for a long time can be alleviated.
- the IFFT block 8020 can modulate the output from the 2D-eSFN encoding block 8010 using an OFDM modulation scheme. Every cell in a data symbol that is not designated as a pilot (or reserved tone) carries one of the data cells from the frequency interleaver. Cells are mapped to OFDM carriers.
- the PAPR reduction block 8030 performs PAPR reduction on the input signal using various PAPR reduction algorithms in the time domain.
- the guard interval insertion block 8040 may insert the guard interval, and the preamble insertion block 8050 may insert the preamble before the signal. Details of the structure of the preamble will be described later.
- the other system insertion block 8060 may multiplex signals of a plurality of broadcast transmission / reception systems in a time domain so that data of two or more different broadcast transmission / reception systems providing a broadcast service may be simultaneously transmitted in the same RF signal band.
- two or more different broadcast transmission / reception systems refer to a system that provides different broadcast services.
- Different broadcast services may refer to terrestrial broadcast services or mobile broadcast services. Data related to each broadcast service may be transmitted through different frames.
- the DAC block 8070 may convert the input digital signal into an analog signal and output the analog signal.
- the signal output from the DAC block 8070 may be transmitted through a plurality of output antennas according to the physical layer profile.
- a transmitting antenna according to an embodiment of the present invention may have a vertical or horizontal polarity.
- FIG. 9 illustrates a structure of a broadcast signal receiving apparatus for a next generation broadcast service according to an embodiment of the present invention.
- the broadcast signal receiving apparatus for the next generation broadcast service may correspond to the broadcast signal transmitting apparatus for the next generation broadcast service described with reference to FIG. 1.
- An apparatus for receiving broadcast signals for a next generation broadcast service includes a synchronization & demodulation module 9000, a frame parsing module 9010, a demapping and decoding module a demapping & decoding module 9020, an output processor 9030, and a signaling decoding module 9040. The operation of each module of the broadcast signal receiving apparatus will be described.
- the synchronization and demodulation module 9000 receives an input signal through m reception antennas, performs signal detection and synchronization on a system corresponding to the broadcast signal receiving apparatus, and performs a reverse process of the procedure performed by the broadcast signal transmitting apparatus. Demodulation can be performed.
- the frame parsing module 9010 may parse an input signal frame and extract data in which a service selected by a user is transmitted.
- the frame parsing module 9010 may execute deinterleaving corresponding to the reverse process of interleaving. In this case, positions of signals and data to be extracted are obtained by decoding the data output from the signaling decoding module 9040, so that the scheduling information generated by the broadcast signal transmission apparatus may be restored.
- the demapping and decoding module 9020 may convert the input signal into bit region data and then deinterleave the bit region data as necessary.
- the demapping and decoding module 9020 can perform demapping on the mapping applied for transmission efficiency, and correct an error generated in the transmission channel through decoding. In this case, the demapping and decoding module 9020 can obtain transmission parameters necessary for demapping and decoding by decoding the data output from the signaling decoding module 9040.
- the output processor 9030 may perform a reverse process of various compression / signal processing procedures applied by the broadcast signal transmission apparatus to improve transmission efficiency.
- the output processor 9030 may obtain necessary control information from the data output from the signaling decoding module 9040.
- the output of the output processor 8300 corresponds to a signal input to the broadcast signal transmission apparatus and may be MPEG-TS, IP stream (v4 or v6), and GS.
- the signaling decoding module 9040 may obtain PLS information from the signal demodulated by the synchronization and demodulation module 9000. As described above, the frame parsing module 9010, the demapping and decoding module 9200, and the output processor 9300 may execute the function using data output from the signaling decoding module 9040.
- FIG. 10 shows a frame structure according to an embodiment of the present invention.
- FIG. 10 shows a structural example of frame time and a frame repetition unit (FRU) in a super frame.
- FRU frame repetition unit
- (a) shows a super frame according to an embodiment of the present invention
- (b) shows a FRU according to an embodiment of the present invention
- (c) shows a frame of various physical profile (PHY profile) in the FRU
- (D) shows the structure of the frame.
- Super frame may consist of eight FRUs.
- the FRU is the basic multiplexing unit for the TDM of the frame and is repeated eight times in the super frame.
- Each frame in the FRU belongs to one of the physical profiles (base, handheld, advanced profile) or FEF.
- the maximum allowable number of frames in a FRU is 4, and a given physical profile may appear any number of times from 0 to 4 times in the FRU (eg, base, base, handheld, advanced).
- the physical profile definition may be extended using the reserved value of PHY_PROFILE in the preamble if necessary.
- the FEF portion is inserted at the end of the FRU if included. If the FEF is included in the FRU, the maximum number of FEFs is 8 in a super frame. It is not recommended that the FEF parts be adjacent to each other.
- One frame is further separated into multiple OFDM symbols and preambles. As shown in (d), the frame includes a preamble, one or more FSS, normal data symbols, and FES.
- the preamble is a special symbol that enables fast Futurecast UTB system signal detection and provides a set of basic transmission parameters for efficient transmission and reception of the signal. Details of the preamble will be described later.
- the main purpose of the FSS is to carry PLS data.
- the FSS For fast synchronization and channel estimation, and hence for fast decoding of PLS data, the FSS has a higher density pilot pattern than normal data symbols.
- the FES has a pilot that is exactly the same as the FSS, which allows frequency only interpolation and temporal interpolation within the FES without extrapolation for symbols immediately preceding the FES.
- FIG. 11 illustrates a signaling hierarchy structure of a frame according to an embodiment of the present invention.
- preamble signaling data 11000 PLS1 data 11010
- PLS2 data 11020 The purpose of the preamble carried by the preamble signal every frame is to indicate the basic transmission parameters and transmission type of the frame.
- PLS1 allows the receiver to access and decode PLS2 data that includes parameters for connecting to the data pipe of interest.
- PLS2 is delivered every frame and divided into two main parts, PLS2-STAT data and PLS2-DYN data. The static and dynamic parts of the PLS2 data are followed by padding if necessary.
- the preamble signaling data carries 21 bits of information needed to enable the receiver to access the PLS data and track the data pipes within the frame structure. Details of the preamble signaling data are as follows.
- PHY_PROFILE This 3-bit field indicates the physical profile type of the current frame. The mapping of different physical profile types is given in Table 5 below.
- FFT_SIZE This 2-bit field indicates the FFT size of the current frame in the frame group as described in Table 6 below.
- GI_FRACTION This 3-bit field indicates a guard interval fraction value in the current super frame as described in Table 7 below.
- EAC_FLAG This 1-bit field indicates whether EAC is provided in the current frame. If this field is set to 1, EAS is provided in the current frame. If this field is set to 0, EAS is not delivered in the current frame. This field may be converted to dynamic within a super frame.
- PILOT_MODE This 1-bit field indicates whether the pilot mode is a mobile mode or a fixed mode for the current frame in the current frame group. If this field is set to 0, mobile pilot mode is used. If the field is set to '1', fixed pilot mode is used.
- PAPR_FLAG This 1-bit field indicates whether PAPR reduction is used for the current frame in the current frame group. If this field is set to 1, tone reservation is used for PAPR reduction. If this field is set to 0, no PAPR reduction is used.
- This 3-bit field indicates the physical profile type configuration of the FRU present in the current super frame. In the corresponding field in all preambles in the current super frame, all profile types carried in the current super frame are identified. The 3-bit field is defined differently for each profile as shown in Table 8 below.
- FIG 13 illustrates PLS1 data according to an embodiment of the present invention.
- PLS1 data provides basic transmission parameters including the parameters needed to enable the reception and decoding of PLS2. As mentioned above, the PLS1 data does not change during the entire duration of one frame group. A detailed definition of the signaling field of the PLS1 data is as follows.
- PREAMBLE_DATA This 20-bit field is a copy of the preamble signaling data excluding EAC_FLAG.
- NUM_FRAME_FRU This 2-bit field indicates the number of frames per FRU.
- PAYLOAD_TYPE This 3-bit field indicates the format of payload data carried in the frame group. PAYLOAD_TYPE is signaled as shown in Table 9.
- NUM_FSS This 2-bit field indicates the number of FSS in the current frame.
- SYSTEM_VERSION This 8-bit field indicates the version of the signal format being transmitted. SYSTEM_VERSION is separated into two 4-bit fields: major and minor.
- the 4-bit MSB in the SYSTEM_VERSION field indicates major version information. Changes in the major version field indicate incompatible changes. The default value is 0000. For the version described in that standard, the value is set to 0000.
- Minor Version A 4-bit LSB in the SYSTEM_VERSION field indicates minor version information. Changes in the minor version field are compatible.
- CELL_ID This is a 16-bit field that uniquely identifies a geographic cell in an ATSC network. ATSC cell coverage may consist of one or more frequencies depending on the number of frequencies used per Futurecast UTB system. If the value of CELL_ID is unknown or not specified, this field is set to zero.
- NETWORK_ID This is a 16-bit field that uniquely identifies the current ATSC network.
- SYSTEM_ID This 16-bit field uniquely identifies a Futurecast UTB system within an ATSC network.
- Futurecast UTB systems are terrestrial broadcast systems whose input is one or more input streams (TS, IP, GS) and the output is an RF signal.
- the Futurecast UTB system conveys the FEF and one or more physical profiles, if present.
- the same Futurecast UTB system can carry different input streams and use different RFs in different geographic regions, allowing for local service insertion.
- Frame structure and scheduling are controlled in one place and are the same for all transmissions within a Futurecast UTB system.
- One or more Futurecast UTB systems may have the same SYSTEM_ID meaning that they all have the same physical structure and configuration.
- the following loop is composed of FRU_PHY_PROFILE, FRU_FRAME_LENGTH, FRU_GI_FRACTION, and RESERVED indicating the length and FRU configuration of each frame type.
- the loop size is fixed such that four physical profiles (including FFEs) are signaled within the FRU. If NUM_FRAME_FRU is less than 4, the unused fields are filled with zeros.
- FRU_PHY_PROFILE This 3-bit field indicates the physical profile type of the (i + 1) th frame (i is a loop index) of the associated FRU. This field uses the same signaling format as shown in Table 8.
- FRU_FRAME_LENGTH This 2-bit field indicates the length of the (i + 1) th frame of the associated FRU. Using FRU_FRAME_LENGTH with FRU_GI_FRACTION, the exact value of frame duration can be obtained.
- FRU_GI_FRACTION This 3-bit field indicates the guard interval partial value of the (i + 1) th frame of the associated FRU.
- FRU_GI_FRACTION is signaled according to Table 7.
- the following fields provide parameters for decoding PLS2 data.
- PLS2_FEC_TYPE This 2-bit field indicates the FEC type used by the PLS2 protection.
- the FEC type is signaled according to Table 10. Details of the LDPC code will be described later.
- PLS2_MOD This 3-bit field indicates the modulation type used by PLS2.
- the modulation type is signaled according to Table 11.
- PLS2_SIZE_CELL This 15-bit field indicates C total _partial_block which is the size (specified by the number of QAM cells) of all coding blocks for PLS2 carried in the current frame group. This value is constant for the entire duration of the current frame-group.
- PLS2_STAT_SIZE_BIT This 14-bit field indicates the size, in bits, of the PLS2-STAT for the current frame-group. This value is constant for the entire duration of the current frame-group.
- PLS2_DYN_SIZE_BIT This 14-bit field indicates the size, in bits, of the PLS2-DYN for the current frame-group. This value is constant for the entire duration of the current frame-group.
- PLS2_REP_FLAG This 1-bit flag indicates whether the PLS2 repeat mode is used in the current frame group. If the value of this field is set to 1, PLS2 repeat mode is activated. If the value of this field is set to 0, PLS2 repeat mode is deactivated.
- PLS2_REP_SIZE_CELL This 15-bit field indicates C total _partial_block , which is the size (specified by the number of QAM cells) of the partial coding block for PLS2 delivered every frame of the current frame group when PLS2 repetition is used. If iteration is not used, the value of this field is equal to zero. This value is constant for the entire duration of the current frame-group.
- PLS2_NEXT_FEC_TYPE This 2-bit field indicates the FEC type used for PLS2 delivered in every frame of the next frame-group.
- the FEC type is signaled according to Table 10.
- PLS2_NEXT_MOD This 3-bit field indicates the modulation type used for PLS2 delivered in every frame of the next frame-group.
- the modulation type is signaled according to Table 11.
- PLS2_NEXT_REP_FLAG This 1-bit flag indicates whether the PLS2 repeat mode is used in the next frame group. If the value of this field is set to 1, PLS2 repeat mode is activated. If the value of this field is set to 0, PLS2 repeat mode is deactivated.
- PLS2_NEXT_REP_SIZE_CELL This 15-bit field indicates C total _full_block , which is the size (specified by the number of QAM cells) of the entire coding block for PLS2 delivered every frame of the next frame-group when PLS2 repetition is used. If iteration is not used in the next frame-group, the value of this field is equal to zero. This value is constant for the entire duration of the current frame-group.
- PLS2_NEXT_REP_STAT_SIZE_BIT This 14-bit field indicates the size, in bits, of the PLS2-STAT for the next frame-group. The value is constant in the current frame group.
- PLS2_NEXT_REP_DYN_SIZE_BIT This 14-bit field indicates the size of the PLS2-DYN for the next frame-group, in bits. The value is constant in the current frame group.
- PLS2_AP_MODE This 2-bit field indicates whether additional parity is provided for PLS2 in the current frame group. This value is constant for the entire duration of the current frame-group. Table 12 below provides the values for this field. If the value of this field is set to 00, no additional parity is used for PLS2 in the current frame group.
- PLS2_AP_SIZE_CELL This 15-bit field indicates the size (specified by the number of QAM cells) of additional parity bits of PLS2. This value is constant for the entire duration of the current frame-group.
- PLS2_NEXT_AP_MODE This 2-bit field indicates whether additional parity is provided for PLS2 signaling for every frame of the next frame-group. This value is constant for the entire duration of the current frame-group. Table 12 defines the values for this field.
- PLS2_NEXT_AP_SIZE_CELL This 15-bit field indicates the size (specified by the number of QAM cells) of additional parity bits of PLS2 for every frame of the next frame-group. This value is constant for the entire duration of the current frame-group.
- RESERVED This 32-bit field is reserved for future use.
- FIG 14 illustrates PLS2 data according to an embodiment of the present invention.
- PLS2-STAT data is the same within a frame group, while PLS2-DYN data provides specific information about the current frame.
- FIC_FLAG This 1-bit field indicates whether the FIC is used in the current frame group. If the value of this field is set to 1, the FIC is provided in the current frame. If the value of this field is set to 0, FIC is not delivered in the current frame. This value is constant for the entire duration of the current frame-group.
- AUX_FLAG This 1-bit field indicates whether the auxiliary stream is used in the current frame group. If the value of this field is set to 1, the auxiliary stream is provided in the current frame. If the value of this field is set to 0, the auxiliary frame is not transmitted in the current frame. This value is constant for the entire duration of the current frame-group.
- NUM_DP This 6-bit field indicates the number of data pipes carried in the current frame. The value of this field is between 1 and 64, and the number of data pipes is NUM_DP + 1.
- DP_ID This 6-bit field uniquely identifies within the physical profile.
- DP_TYPE This 3-bit field indicates the type of data pipe. This is signaled according to Table 13 below.
- DP_GROUP_ID This 8-bit field identifies the data pipe group with which the current data pipe is associated. This can be used to connect to the data pipe of the service component associated with a particular service that the receiver will have the same DP_GROUP_ID.
- BASE_DP_ID This 6-bit field indicates a data pipe that carries service signaling data (such as PSI / SI) used in the management layer.
- the data pipe indicated by BASE_DP_ID may be a normal data pipe for delivering service signaling data together with service data or a dedicated data pipe for delivering only service signaling data.
- DP_FEC_TYPE This 2-bit field indicates the FEC type used by the associated data pipe.
- the FEC type is signaled according to Table 14 below.
- DP_COD This 4-bit field indicates the code rate used by the associated data pipe.
- the code rate is signaled according to Table 15 below.
- DP_MOD This 4-bit field indicates the modulation used by the associated data pipe. Modulation is signaled according to Table 16 below.
- DP_SSD_FLAG This 1-bit field indicates whether the SSD mode is used in the associated data pipe. If the value of this field is set to 1, the SSD is used. If the value of this field is set to 0, the SSD is not used.
- DP_MIMO This 3-bit field indicates what type of MIMO encoding processing is applied to the associated data pipe.
- the type of MIMO encoding process is signaled according to Table 17 below.
- DP_TI_TYPE This 1-bit field indicates the type of time interleaving. A value of 0 indicates that one time interleaving group corresponds to one frame and includes one or more time interleaving blocks. A value of 1 indicates that one time interleaving group is delivered in more than one frame and contains only one time interleaving block.
- DP_TI_LENGTH The use of this 2-bit field (only allowed values are 1, 2, 4, 8) is determined by the value set in the DP_TI_TYPE field as follows.
- N TI the number of time interleaving block per time interleaving group
- This 2-bit field represents the frame interval (I JUMP ) within the frame group for the associated data pipe, and allowed values are 1, 2, 4, 8 (the corresponding 2-bit fields are 00, 01, 10, 11). For data pipes that do not appear in every frame of a frame group, the value of this field is equal to the interval between sequential frames. For example, if a data pipe appears in frames 1, 5, 9, 13, etc., the value of this field is set to 4. For data pipes that appear in every frame, the value of this field is set to 1.
- DP_TI_BYPASS This 1-bit field determines the availability of time interleaver 5050. If time interleaving is not used for the data pipe, this field value is set to 1. On the other hand, if time interleaving is used, the corresponding field value is set to zero.
- DP_FIRST_FRAME_IDX This 5-bit field indicates the index of the first frame of the super frame in which the current data pipe occurs.
- the value of DP_FIRST_FRAME_IDX is between 0 and 31.
- DP_NUM_BLOCK_MAX This 10-bit field indicates the maximum value of DP_NUM_BLOCKS for the data pipe. The value of this field has the same range as DP_NUM_BLOCKS.
- DP_PAYLOAD_TYPE This 2-bit field indicates the type of payload data carried by a given data pipe. DP_PAYLOAD_TYPE is signaled according to Table 19 below.
- DP_INBAND_MODE This 2-bit field indicates whether the current data pipe carries in-band signaling information. In-band signaling type is signaled according to Table 20 below.
- DP_PROTOCOL_TYPE This 2-bit field indicates the protocol type of the payload carried by the given data pipe.
- the protocol type of payload is signaled according to Table 21 below when the input payload type is selected.
- DP_CRC_MODE This 2-bit field indicates whether CRC encoding is used in the input format block. CRC mode is signaled according to Table 22 below.
- DNP_MODE This 2-bit field indicates the null packet deletion mode used by the associated data pipe when DP_PAYLOAD_TYPE is set to TS ('00'). DNP_MODE is signaled according to Table 23 below. If DP_PAYLOAD_TYPE is not TS ('00'), DNP_MODE is set to a value of 00.
- ISSY_MODE This 2-bit field indicates the ISSY mode used by the associated data pipe when DP_PAYLOAD_TYPE is set to TS ('00'). ISSY_MODE is signaled according to Table 24 below. If DP_PAYLOAD_TYPE is not TS ('00'), ISSY_MODE is set to a value of 00.
- HC_MODE_TS This 2-bit field indicates the TS header compression mode used by the associated data pipe when DP_PAYLOAD_TYPE is set to TS ('00'). HC_MODE_TS is signaled according to Table 25 below.
- HC_MODE_IP This 2-bit field indicates the IP header compression mode when DP_PAYLOAD_TYPE is set to IP ('01'). HC_MODE_IP is signaled according to Table 26 below.
- PID This 13-bit field indicates the number of PIDs for TS header compression when DP_PAYLOAD_TYPE is set to TS ('00') and HC_MODE_TS is set to 01 or 10.
- FIC_VERSION This 8-bit field indicates the version number of the FIC.
- FIC_LENGTH_BYTE This 13-bit field indicates the length of the FIC in bytes.
- NUM_AUX This 4-bit field indicates the number of auxiliary streams. Zero indicates that no auxiliary stream is used.
- AUX_CONFIG_RFU This 8-bit field is reserved for future use.
- AUX_STREAM_TYPE This 4 bits is reserved for future use to indicate the type of the current auxiliary stream.
- AUX_PRIVATE_CONFIG This 28-bit field is reserved for future use for signaling the secondary stream.
- PLS2-DYN of PLS2 data shows PLS2-DYN of PLS2 data.
- the value of the PLS2-DYN data may change during the duration of one frame group, while the size of the field is constant.
- FRAME_INDEX This 5-bit field indicates the frame index of the current frame within the super frame. The index of the first frame of the super frame is set to zero.
- PLS_CHANGE_COUNTER This 4-bit field indicates the number of super frames before the configuration changes. The next super frame whose configuration changes is indicated by the value signaled in that field. If the value of this field is set to 0000, this means that no scheduled change is expected. For example, a value of 1 indicates that there is a change in the next super frame.
- FIC_CHANGE_COUNTER This 4-bit field indicates the number of super frames before the configuration (i.e., the content of the FIC) changes. The next super frame whose configuration changes is indicated by the value signaled in that field. If the value of this field is set to 0000, this means that no scheduled change is expected. For example, a value of 0001 indicates that there is a change in the next super frame.
- NUM_DP NUM_DP that describes the parameters related to the data pipe carried in the current frame.
- DP_ID This 6-bit field uniquely represents a data pipe within the physical profile.
- DP_START This 15-bit (or 13-bit) field indicates the first starting position of the data pipe using the DPU addressing technique.
- the DP_START field has a length different according to the physical profile and the FFT size as shown in Table 27 below.
- DP_NUM_BLOCK This 10-bit field indicates the number of FEC blocks in the current time interleaving group for the current data pipe.
- the value of DP_NUM_BLOCK is between 0 and 1023.
- the next field indicates the FIC parameter associated with the EAC.
- EAC_FLAG This 1-bit field indicates the presence of an EAC in the current frame. This bit is equal to EAC_FLAG in the preamble.
- EAS_WAKE_UP_VERSION_NUM This 8-bit field indicates the version number of the automatic activation indication.
- EAC_FLAG field If the EAC_FLAG field is equal to 1, the next 12 bits are allocated to the EAC_LENGTH_BYTE field. If the EAC_FLAG field is equal to 0, the next 12 bits are allocated to EAC_COUNTER.
- EAC_LENGTH_BYTE This 12-bit field indicates the length of the EAC in bytes.
- EAC_COUNTER This 12-bit field indicates the number of frames before the frame in which the EAC arrives.
- AUX_PRIVATE_DYN This 48-bit field is reserved for future use for signaling the secondary stream. The meaning of this field depends on the value of AUX_STREAM_TYPE in configurable PLS2-STAT.
- CRC_32 32-bit error detection code that applies to the entire PLS2.
- FIG. 16 illustrates a logical structure of a frame according to an embodiment of the present invention.
- the PLS, EAC, FIC, data pipe, auxiliary stream, and dummy cell are mapped to the active carrier of the OFDM symbol in the frame.
- PLS1 and PLS2 are initially mapped to one or more FSS. Then, if there is an EAC, the EAC cell is mapped to the immediately following PLS field. If there is an FIC next, the FIC cell is mapped.
- the data pipes are mapped after the PLS or, if present, after the EAC or FIC. Type 1 data pipes are mapped first, and type 2 data pipes are mapped next. Details of the type of data pipe will be described later. In some cases, the data pipe may carry some special data or service signaling data for the EAS.
- auxiliary stream or stream if present, is mapped to the data pipe next, followed by a dummy cell in turn. Mapping all together in the order described above, namely PLS, EAC, FIC, data pipe, auxiliary stream, and dummy cell, will correctly fill the cell capacity in the frame.
- FIG 17 illustrates PLS mapping according to an embodiment of the present invention.
- the PLS cell is mapped to an active carrier of the FSS. According to the number of cells occupied by the PLS, one or more symbols are designated as FSS, and the number of FSS NFSS is signaled by NUM_FSS in PLS1.
- FSS is a special symbol that carries a PLS cell. Since alertness and latency are critical issues in PLS, the FSS has a high pilot density, enabling fast synchronization and interpolation only on frequencies within the FSS.
- the PLS cell is mapped to an active carrier of the FSS from the top down as shown in the example of FIG.
- PLS1 cells are initially mapped in ascending order of cell index from the first cell of the first FSS.
- the PLS2 cell follows immediately after the last cell of PLS1 and the mapping continues downward until the last cell index of the first FSS. If the total number of required PLS cells exceeds the number of active carriers of one FSS, the mapping proceeds to the next FSS and continues in exactly the same way as the first FSS.
- EAC, FIC or both are present in the current frame, EAC and FIC are placed between the PLS and the normal data pipe.
- the EAC is a dedicated channel for delivering EAS messages and is connected to the data pipes for the EAS. EAS support is provided, but the EAC itself may or may not be present in every frame. If there is an EAC, the EAC is mapped immediately after the PLS2 cell. Except for PLS cells, none of the FIC, data pipes, auxiliary streams or dummy cells are located before the EAC. The mapping procedure of the EAC cell is exactly the same as that of the PLS.
- EAC cells are mapped in ascending order of cell index from the next cell of PLS2 as shown in the example of FIG. Depending on the EAS message size, as shown in FIG. 18, an EAC cell may occupy fewer symbols.
- the EAC cell follows immediately after the last cell of PLS2 and the mapping continues downward until the last cell index of the last FSS. If the total number of required EAC cells exceeds the number of remaining active carriers of the last FSS, the EAC mapping proceeds to the next symbol and continues in exactly the same way as the FSS. In this case, the next symbol to which the EAC is mapped is a normal data symbol, which has more active carriers than the FSS.
- the FIC is passed next if present. If no FIC is sent (as signaling in the PLS2 field), the data pipe follows immediately after the last cell of the EAC.
- FIG 19 illustrates FIC mapping according to an embodiment of the present invention.
- FIC is a dedicated channel that carries cross-layer information to enable fast service acquisition and channel scan.
- the information mainly includes channel binding information between data pipes and services of each broadcaster.
- the receiver can decode the FIC and obtain information such as broadcaster ID, number of services, and BASE_DP_ID.
- BASE_DP_ID For high-speed service acquisition, not only the FIC but also the base data pipe can be decoded using BASE_DP_ID. Except for the content that the base data pipe transmits, the base data pipe is encoded and mapped to the frame in exactly the same way as a normal data pipe. Thus, no further explanation of the base data pipe is needed.
- FIC data is generated and consumed at the management layer. The content of the FIC data is as described in the management layer specification.
- FIC data is optional and the use of FIC is signaled by the FIC_FLAG parameter in the static part of the PLS2. If FIC is used, FIC_FLAG is set to 1 and the signaling field for FIC is defined in the static part of PLS2. Signaled in this field is FIC_VERSION, FIC_LENGTH_BYTE. FIC uses the same modulation, coding, and time interleaving parameters as PLS2. The FIC shares the same signaling parameters as PLS2_MOD and PLS2_FEC. FIC data is mapped after PLS2 if present, or immediately after EAC if EAC is present. None of the normal data pipes, auxiliary streams, or dummy cells are located before the FIC. The method of mapping the FIC cells is exactly the same as the EAC, which in turn is identical to the PLS.
- the FIC cells are mapped in ascending order of cell index from the next cell of PLS2 as shown in the example of (a).
- FIC cells are mapped for several symbols.
- the FIC cell follows immediately after the last cell of PLS2 and the mapping continues downward until the last cell index of the last FSS. If the total number of required FIC cells exceeds the number of remaining active carriers of the last FSS, the mapping of the remaining FIC cells proceeds to the next symbol, which continues in exactly the same way as the FSS. In this case, the next symbol to which the FIC is mapped is a normal data symbol, which has more active carriers than the FSS.
- the EAC is mapped before the FIC and the FIC cells are mapped in ascending order of cell index from the next cell of the EAC as shown in (b).
- one or more data pipes are mapped, followed by auxiliary streams and dummy cells if present.
- Data pipes are classified into one of two types depending on the mapping method.
- Type 1 data pipes Data pipes are mapped by TDM.
- Type 2 data pipes Data pipes are mapped by FDM.
- the type of data pipe is indicated by the DP_TYPE field in the static part of PLS2. 20 illustrates a mapping order of a type 1 data pipe and a type 2 data pipe.
- Type 2 data pipes are first mapped in ascending order of symbol index, after reaching the last OFDM symbol of the frame, the cell index is incremented by 1, and the symbol index is returned to the first available symbol and then incremented from that symbol index. .
- each type 2 data pipe is grouped with frequency, similar to the FDM of a data pipe.
- Type 1 data pipes and type 2 data pipes can coexist in frames as needed, with the limitation that a type 1 data pipe always precedes a type 2 data pipe.
- the total number of OFDM cells carrying Type 1 and Type 2 data pipes cannot exceed the total number of OFDM cells available for transmission of the data pipes.
- D DP1 corresponds to the number of OFDM cells occupied by the type 1 data pipe
- D DP2 corresponds to the number of cells occupied by the type 2 data pipe. Since PLS, EAC, and FIC are all mapped in the same way as Type 1 data pipes, PLS, EAC, and FIC all follow the "Type 1 mapping rule". Thus, in general, Type 1 mapping always precedes Type 2 mapping.
- FIG 21 illustrates data pipe mapping according to an embodiment of the present invention.
- the addressing of OFDM cells for mapping Type 1 data pipes (0, ..., DDP1-1) is defined for active data cells of Type 1 data pipes.
- the addressing scheme defines the order in which cells from time interleaving for each Type 1 data pipe are assigned to active data cells.
- the addressing scheme is also used to signal the position of the data pipes in the dynamic part of the PLS2.
- address 0 refers to the cell immediately following the last cell carrying PLS in the last FSS. If the EAC is sent and the FIC is not in the corresponding frame, address 0 refers to the cell immediately following the last cell carrying the EAC. If the FIC is sent in the corresponding frame, address 0 refers to the cell immediately following the last cell carrying the FIC. Address 0 for a Type 1 data pipe may be calculated taking into account two different cases as shown in (a). In the example of (a), it is assumed that PLS, EAC, FIC are all transmitted. The extension to the case where one or both of the EAC and the FIC are omitted is obvious. If there are cells remaining in the FSS after mapping all cells to the FIC as shown on the left side of (a).
- Addressing of OFDM cells for mapping Type 2 data pipes (0, ..., DDP2-1) is defined for active data cells of Type 2 data pipes.
- the addressing scheme defines the order in which cells from time interleaving for each Type 2 data pipe are assigned to active data cells.
- the addressing scheme is also used to signal the position of the data pipes in the dynamic part of the PLS2.
- the cell in the last FSS can be used for type 2 data pipe mapping.
- the FIC occupies a cell of a normal symbol, but the number of FIC cells in that symbol is not larger than the C FSS .
- the third case shown on the right side of (b) is the same as the second case except that the number of FIC cells mapped to the symbol exceeds C FSS .
- the data pipe unit is a basic unit for allocating data cells to data pipes in a frame.
- the DPU is defined as a signaling unit for locating a data pipe in a frame.
- the cell mapper 7010 may map a cell generated by time interleaving for each data pipe.
- Time interleaver 5050 outputs a series of time interleaving blocks, each time interleaving block containing a variable number of XFECBLOCKs, which in turn consists of a set of cells.
- the number of cells in the XFECBLOCK to N cells is dependent on the number of bits FECBLOCK size, N ldpc, the constellation transmitted per symbol.
- the DPU is defined as the greatest common divisor of all possible values of N cells in the number of cells in XFECBLOCK supported in a given physical profile.
- the length of the DPU in the cell is defined as L DPU . Since each physical profile supports different combinations of FECBLOCK sizes and different bits per constellation symbol, the L DPU is defined based on the physical profile.
- FIG 22 shows an FEC structure according to an embodiment of the present invention.
- the data FEC encoder may perform FEC encoding on the input BBF to generate the FECBLOCK procedure using outer coding (BCH) and inner coding (LDPC).
- BCH outer coding
- LDPC inner coding
- the illustrated FEC structure corresponds to FECBLOCK.
- the FECBLOCK and FEC structures have the same value corresponding to the length of the LDPC codeword.
- N ldpc 64800 bits (long FECBLOCK) or 16200 bits (short FECBLOCK).
- Tables 28 and 29 below show the FEC encoding parameters for the long FECBLOCK and the short FECBLOCK, respectively.
- a 12-error correcting BCH code is used for the outer encoding of the BBF.
- the BBF-generated polynomials for short FECBLOCK and long FECBLOCK are obtained by multiplying all polynomials.
- LDPC codes are used to encode the output of the outer BCH encoding.
- P ldpc Parity bit
- I ldpc BCH-encoded BBF
- I ldpc I ldpc
- x represents the address of the parity bit accumulator corresponding to the first bit i 0
- Q ldpc is a code rate dependent constant specified in the address of the parity check matrix.
- Equation 6 x represents the address of the parity bit accumulator corresponding to information bit i 360 , that is, the entry of the second row of the parity check matrix.
- the final parity bits are obtained as follows.
- the corresponding LDPC encoding procedure for short FECBLOCK is t LDPC for long FECBLOCK.
- the output of the LDPC encoder is bit interleaved, consisting of parity interleaving followed by quasi-cyclic block (QCB) interleaving and internal group interleaving.
- QBC quasi-cyclic block
- FECBLOCK may be parity interleaved.
- the LDPC codeword consists of 180 contiguous QCBs in long FECBLOCKs and 45 contiguous QCBs in short FECBLOCKs.
- Each QCB in long or short FECBLOCK consists of 360 bits.
- Parity interleaved LDPC codewords are interleaved by QCB interleaving.
- the unit of QCB interleaving is QCB.
- the QCB interleaving pattern is unique to each combination of modulation type and LDPC code rate.
- inner group interleaving is determined by the modulation type and order (defined in Table 32 below). Is executed according to A number of QCB for the inner group is also defined N QCB _IG.
- the inner group interleaving process is performed with N QCB _ IG QCBs of the QCB interleaving output.
- Inner group interleaving involves writing and reading bits of an inner group using 360 columns and N QCB _ IG rows.
- bits from the QCB interleaving output are written in the row direction.
- the read operation is performed in the column direction to read m bits in each row. Where m is equal to 1 for NUC and equal to 2 for NUQ.
- FIG. 24 shows cell-word demultiplexing for 8 and 12 bpcu MIMO, and (b) shows cell-word demultiplexing for 10 bpcu MIMO.
- Each cell word (c 0, l , c 1, l ,..., c nmod - 1, l ) of the bit interleaving output is shown in (a), which describes the cell-word demultiplexing process for one XFECBLOCK.
- (d 1,0, m , d 1 , 1, m ..., d 1 , nmod-1, m ) and (d 2,0, m , d 2 , 1, m ..., d 2 , nmod-1, m Demultiplexed by
- bit interleaver for NUQ-1024 is reused.
- Each cell word (c 0, l , c 1, l ,..., c 9, l ) of the bit interleaver output is represented by (d 1, 0, m , d 1 , 1, m ..., d 1 , 3, m ) and (d 2, 0, m , d 2 , 1, m ..., d 2 , 5, m ).
- 25 illustrates time interleaving according to an embodiment of the present invention.
- the time interleaver operates at the data pipe level.
- the parameters of time interleaving can be set differently for each data pipe.
- DP_TI_TYPE (allowed values: 0 or 1): Represents the time interleaving mode.
- 0 indicates a mode with multiple time interleaving blocks (one or more time interleaving blocks) per time interleaving group. In this case, one time interleaving group is directly mapped to one frame (without interframe interleaving).
- 1 indicates a mode having only one time interleaving block per time interleaving group. In this case, the time interleaving block is spread over one or more frames (interframe interleaving).
- DP_NUM_BLOCK_MAX (allowed values: 0 to 1023): Represents the maximum number of XFECBLOCKs per time interleaving group.
- DP_FRAME_INTERVAL (allowed values: 1, 2, 4, 8): Represents the number of frames I JUMP between two sequential frames carrying the same data pipe of a given physical profile.
- DP_TI_BYPASS (allowed values: 0 or 1): If time interleaving is not used for the data frame, this parameter is set to one. If time interleaving is used, it is set to zero.
- the parameter DP_NUM_BLOCK from the PLS2-DYN data indicates the number of XFECBLOCKs carried by one time interleaving group of the data group.
- each time interleaving group is a set of integer number of XFECBLOCKs, and will contain a dynamically varying number of XFECBLOCKs.
- N xBLOCK _ Group (n) The number of XFECBLOCKs in the time interleaving group at index n is represented by N xBLOCK _ Group (n) and signaled as DP_NUM_BLOCK in the PLS2-DYN data.
- N xBLOCK _ Group (n) may vary from the minimum value 0 to the maximum value N xBLOCK _ Group_MAX (corresponding to DP_NUM_BLOCK_MAX ) with the largest value being 1023.
- Each time interleaving group is either mapped directly to one frame or spread over P I frames.
- Each time interleaving group is further divided into one or more (N TI ) time interleaving blocks.
- each time interleaving block corresponds to one use of the time interleaver memory.
- the time interleaving block in the time interleaving group may include some other number of XFECBLOCKs. If the time interleaving group is divided into multiple time interleaving blocks, the time interleaving group is directly mapped to only one frame. As shown in Table 33 below, there are three options for time interleaving (except for the additional option of omitting time interleaving).
- the time interleaving memory stores the input XFECBLOCK (XFECBLOCK output from the SSD / MIMO encoding block).
- XFECBLOCK entered is Assume that it is defined as. here, Is the q th cell of the r th XFECBLOCK in the s th time interleaving block of the n th time interleaving group, and represents the output of the following SSD and MIMO encoding.
- the XFECBLOCK output from the time interleaver 5050 is Assume that it is defined as. here, Is i-th in the s-th time interleaving block of the n-th time ) Output cell.
- the time interleaver will also act as a buffer for the data pipe data before the frame generation process. This is accomplished with two memory banks for each data pipe.
- the first time interleaving block is written to the first bank.
- the second time interleaving block is written to the second bank while reading from the first bank.
- Time interleaving is a twisted row-column block interleaver.
- Figure 26 illustrates the basic operation of a twisted row-column block interleaver according to one embodiment of the present invention.
- Fig. 26A shows a write operation in the time interleaver
- Fig. 26B shows a read operation in the time interleaver.
- the first XFECBLOCK is written in the column direction to the first column of the time interleaving memory
- the second XFECBLOCK is written to the next column, followed by this operation.
- the cells are read diagonally.
- Cells are read. Specifically, Assuming that this is a time interleaving memory cell position to be read sequentially, the read operation in this interleaving array is a row index as in the equation below. Column index Related twist parameters Is executed by calculating.
- the cell position to be read is coordinate Calculated by
- FIG. 27 illustrates the operation of a twisted row-column block interleaver according to another embodiment of the present invention.
- FIG. 27 Denotes an interleaving array in the time interleaving memory for each time interleaving group including the virtual XFECBLOCK.
- the interleaving array for twisted row-column block interleaver inserts a virtual XFECBLOCK into the time interleaving memory. It is set to the size of, and the reading process is made as follows.
- the number of time interleaving groups is set to three.
- the maximum number of XFECBLOCKs is signaled in PLS2-STAT data by NxBLOCK_Group_MAX, which Leads to.
- Figure 28 illustrates a diagonal read pattern of a twisted row-column block interleaver according to one embodiment of the present invention.
- 29 illustrates interleaved XFECBLOCKs from each interleaving array according to an embodiment of the present invention.
- bit interleaver 5020 according to an embodiment of the present invention will be described.
- the bit interleaver 5020 may be located between the data FEC encoder 5010 and the constellation mapper 5030 as described above, and performs LDPC decoding on the LDPC encoded bits at the receiving end.
- the constellation mapper 5030 may be connected to bit positions having different reliability.
- bit interleaver 5020 may interleave input bits using parity interleaving, QCB interleaving, and inner group interleaving or inner-group interleaving.
- the bit interleaver 5020 is designed to be optimized for an LDPC code and a modulation scheme (modulation scheme or modulation scheme). Accordingly, the present invention proposes bit interleaving and bit interleaving parameters for a combination of QPSK, NUC-16, NUC-64, NUC-256, and NUC1K when the LDPC codeword length is 64K and 16K.
- FIG. 30 is a block diagram illustrating a bit interleaver according to an embodiment of the present invention.
- the bit interleaver shown in FIG. 30 is an embodiment of the above-described bit interleaver 5020.
- the bit interleaver according to an embodiment of the present invention includes a parity interleaving block 30000, a QCB interleaving block 30100, and a block interleaving. block interleaving block 30200.
- the QCB interleaving block 30100 according to an embodiment of the present invention may be referred to as a group-wise block. This can be changed according to the designer's intention.
- the parity interleaving block 30000 may perform interleaving such that bits (parity bits of the FEC block) corresponding to the parity part among the LDPC encoded bits may form a QC (Quasi cyclic) block or group. . That is, the parity interleaving block 30000 may interleave the parity bits in a QC form after parity interleaving, and may configure and output QC blocks by combining bits corresponding to the LDPC QC size. The output of the parity interleaving block 30000 is as described with reference to FIG. 23.
- the QCB interleaving block 30100 may perform QCB interleaving according to the method described with reference to FIG. 23. That is, as described with reference to FIG. 23, when a plurality of QC blocks output from the parity interleaving block 30000 are input, the QCB interleaving block 30100 may interleave the QC blocks according to an interleaving pattern or an interleaving sequence.
- a bit interleaving pattern or bit interleaving sequence according to an embodiment of the present invention may be referred to as a permutation order or a permutation sequence.
- the QC block according to an embodiment of the present invention may be referred to as a group. This can be changed according to the designer's intention.
- the permutation order according to an embodiment of the present invention may be uniquely determined according to the combination of each LDPC code rate and modulation type.
- the bit interleaver according to an embodiment of the present invention performs various types of block interleaving, the same bit sequence output is possible regardless of the block interleaving method according to the permutation order.
- the block interleaving block 30200 may receive the output bits according to the permutation order described above and perform block interleaving.
- Block interleaving according to an embodiment of the present invention may include a writing operation and a reading operation.
- 31 is a block diagram illustrating a relationship between QCB interleaving and block interleaving according to an embodiment of the present invention.
- the QCB interleaver may perform interleaving using a permutation order for each input QC block. Thereafter, the block interleaver may receive the interleaved bits and perform block interleaving.
- 32 is a table showing block interleaving parameters according to an embodiment of the present invention.
- the table illustrated in FIG. 32 represents a modulation order (order) according to the modulation type.
- the modulation order refers to the number of bits constituting one symbol according to the modulation type.
- a block interleaver according to an embodiment of the present invention may perform block interleaving using a modulation order. Details will be described later.
- the block interleaver according to an embodiment of the present invention receives the bits z0, z1... Output after QCB interleaving, and writes the bits in the row direction of the block interleaver in the order of input.
- the block interleaver according to an embodiment of the present invention is the modulation order x 1x block and bit size It may consist of a block having a bit size.
- NQCB according to an embodiment of the present invention means the number of QC blocks.
- the block interleaver according to an embodiment of the present invention may write the input bits sequentially in the same number of rows as the modulation order size. If bits are written in all rows of the same number as the modulation order size, the block interleaver according to an embodiment of the present invention may write the remaining bits in the last row.
- the number of bits remaining It can be expressed as.
- the block interleaver may perform an operation of writing input bits in a row direction and then reading in a column direction.
- the block interleaver according to an embodiment of the present invention can read the bits sequentially in the column direction from the start position of the first written bit. Therefore, each read sequence in the column direction sequentially outputs bit sequences to be mapped to one symbol. After reading the bits written in the same number of columns as the bit size, the block interleaver according to the embodiment of the present invention can read and output the remaining bits in the row direction in the writing operation.
- 35 illustrates a bit deinterleaver according to an embodiment of the present invention.
- the bit deinterleaver according to an embodiment of the present invention may perform the reverse operation of the above-described bit interleaver.
- the symbols that have passed through the channel may be reordered in a symbol order before interleaving is performed through the cell / time deinterleaver block.
- the demodulator may then obtain a log likelihood ratio (LLR) value for each bit constituting the symbol.
- LLR log likelihood ratio
- the bit deinterleaver may perform deinterleaving to reconstruct the input LLR value in the order of the bits before the original interleaving.
- the bit interleaver may perform block deinterleaving and QCB deinterleaving as a reverse process of the above-described bit interleaver.
- parity deinterleaving which is a reverse process of parity interleaving, may be omitted when decoding based on LDPC bits changed to QC format by the receiver.
- block interleaving and QCB deinterleaving correspond to a reverse process of the read and write operations of bit interleaving described with reference to FIGS. 30 to 34.
- FIG. 36 illustrates a bit interleaver according to another embodiment of the present invention.
- FIG. 36 illustrates an embodiment in which the LDPC memory and the bit interleaving memory are shared using the ROM when the permutation order of the QC block interleaving is stored in the ROM of the receiver.
- the bit deinterleaver is not needed.
- the upper part of the figure shows a receiver operation including bit deinterleaving described with reference to FIG. 35, and the lower part of the figure shows a process of storing an interleaving permutation order in the LDPC memory when the memory is shared with the LDPC decoder.
- the receiver according to an embodiment of the present invention may store the LLR value received through the demodulator in a register for use as an a-priori (APP) LLR in LDPC decoding.
- the number of registers required may be determined according to the permutation order and the modulation type. Specifically, in the case of the constellation of NUC-256, eight QC blocks are assembled to form a NUC-256 symbol, and thus registers corresponding to 360 bits x 8 are required.
- the receiver can then determine whether the bits correspond to which QC block of the LDPC through the permutation order stored in the ROM. Then, the receiver according to the embodiment of the present invention may use this information and update the LLR value through CN update.
- the updated LLR value may be stored in the APP LLR memory again for use as a Priori LLR of the next iteration.
- the controller shown in the drawing may manage the above-described information storing process. By repeating the above process, decoding of LDPC can be performed, and bit deinterleaving can be performed using only LDPC memory.
- bit interleaver according to another embodiment of the present invention will be described.
- FIG. 37 illustrates an operation of a block interleaver according to an embodiment of the present invention.
- (a) indicates that the block interleaver writes the bits of the QC block output after QCB interleaving in the column direction of the block interleaver, and writes the bits in the next column when the bits are filled in one column.
- the block interleaver may then read the bits in the row direction.
- (b) shows an operation in which the block interleaver writes bits of the QC block in the row direction of the block interleaver, writes 360 bits corresponding to the QC block, and then writes the bits of the next QC block in the row direction again in the next row.
- the block interleaver may then read the bits in the column direction.
- the bits read and output in the column direction by the block interleaver may be referred to as a group.
- FIG. 38 corresponds to another embodiment of the write operation of the block interleaver described with reference to FIGS. 33 and 37A.
- the block interleaver according to an embodiment of the present invention receives the bits z0, z1... Output after QCB interleaving, and writes the bits in the column direction of the block interleaver in the order of input.
- the block interleaver according to an embodiment of the present invention 1x block with bitx modulation order size It may consist of a block having a bit size.
- NQCB according to an embodiment of the present invention means the number of QC blocks.
- the block interleaver according to an embodiment of the present invention may sequentially write the input bits to the same number of columns as the modulation order size. If bits are written in all columns of the same number as the modulation order size, the block interleaver according to an embodiment of the present invention may write the remaining bits in the last row.
- the number of bits remaining It can be expressed as.
- FIG. 39 corresponds to another embodiment of the read operation of the block interleaver described with reference to FIG. 34.
- the block interleaver according to another embodiment of the present invention may perform an operation of writing input bits in a column direction and then reading in a row direction.
- the block interleaver can read the bits sequentially in the row direction from the start position of the first written bit. As a result, the bit sequences to be mapped to one symbol are sequentially output each time read in the row direction. After reading the bits written in the same number of columns as the size of the modulation order, the block interleaver may read and output the remaining bits in the row direction in the writing operation.
- bit output may vary according to the difference between the read operation and the write operation of the block interleaver.
- the permutation order of the QCB block is proposed so that the output bit sequence may be the same even if the read operations of the block interleaver are different.
- 40 is a diagram illustrating a permutation order according to an embodiment of the present invention.
- (a) illustrates a permutation order and block interleaving operation applied to the block interleaver of (b) described with reference to FIG. 37.
- the number of permutation orders shown at the top of the figure means the number of QC blocks. That is, when the permutation order is ⁇ 1 0 9 14 7 6 5 13 3 11 2 15 4 12 7 8 ⁇ , each QC block is written sequentially in the column direction (bits in the QC block are written in the row direction). Specifically, according to the permutation order, QC block 1 may be written in the first column, and then QC block 0 and QC block 9. may be sequentially written in the column direction.
- the block interleaver may read and output the written bits in the row direction.
- four bits to be mapped to the first symbol may be the first bit of QC block 1, the first bit of QC block 0, the first bit of QC block 9, and the first bit of QC block 14.
- (b) illustrates a permutation order and block interleaving operation capable of outputting the same bit unit as in (a) in the operation of the block interleaver described with reference to FIGS. 38 to 39.
- each QC block is written sequentially in the column direction according to the permutation order. Specifically, according to the permutation order, QC block 1 may be written in the first column, and then sequentially written in the column direction in the order of QC block 7, QC block 3 ..
- the block interleaver may read and output the written bits in the row direction.
- four bits to be mapped to the first symbol may be the first bit of QC block 1, the first bit of QC block 0, the first bit of QC block 9, and the first bit of QC block 14. Therefore, the block interleaver according to an embodiment of the present invention can output the same bit sequence as in (a) even if there is a difference in the write and read operations.
- bit interleaver according to another embodiment of the present invention.
- the inner group interleaving of the present invention may be performed by an inner group interleaver included in the bit interleaver, and the inner group interleaver may be referred to as a block interleaver. This can be changed according to the designer's intention.
- the inner group interleaver may perform an operation of receiving and writing bits of QC blocks output from the QC block interleaver in the same manner as the block interleaver described above.
- 41 is a table showing inner group interleaving parameters according to another embodiment of the present invention.
- the table illustrated in FIG. 41 indicates the number of QC blocks corresponding to one internal group in which modulation orders (orders) and internal group interleaving are to be performed according to modulation types.
- the bit interleaver according to another embodiment of the present invention may determine the number of QC blocks for configuring an inner group by using symmetry of reliability of non-uniform QAM (NUQ) and non uniform constellation (NUC).
- NUQ non-uniform QAM
- NUC non uniform constellation
- one half of the modulation order may be determined as the number of QC blocks included in the inner group, and in the NUC mode, the number of QC blocks equal to the modulation order may be determined as an embodiment.
- the number of QC blocks equal to the modulation order may be determined as an embodiment.
- NUC-256 eight QC blocks are bundled according to the table shown in FIG. 41 to form one inner group.
- the LDPC codeword length is 64800
- 176 QC blocks may constitute 22 internal groups, but the remaining 4 QC blocks become a remaining QC block (remained QC block or remaining QC block) that does not belong to the internal group.
- FIG. 42 is a diagram illustrating an operation of writing internal group interleaving in the case of NUC-256 according to an embodiment of the present invention.
- FIG. 42 illustrates the operation of the block interleaver described with reference to FIG. 37 (b). After writing the bits of the QC block in the row direction of the block interleaver and writing the 360 bits corresponding to the QC block, the bits of the next QC block are returned to the next row in the row direction. Indicates the write operation.
- the block interleaver according to an embodiment of the present invention may receive bits output after QCB interleaving and write bits corresponding to each QC block in the row direction of the block interleaver in the order of input.
- the block interleaver according to an embodiment of the present invention may be composed of the same number of rows and a plurality of columns as the modulation order. In this case, the size of one column is equal to 360 bits, which is the size of a QC block.
- NQCB according to an embodiment of the present invention means the number of QC blocks. Accordingly, as shown in the figure, the block interleaver according to an embodiment of the present invention may write the input bits sequentially in each row.
- the block interleaver may perform an operation of writing input bits in a row direction and then reading in a column direction.
- the block interleaver according to an embodiment of the present invention can read the bits sequentially in the column direction from the start position of the first written bit. Therefore, each read sequence in the column direction sequentially outputs bit sequences to be mapped to one symbol.
- 44 is a diagram illustrating a remaining QC block according to one embodiment of the present invention.
- the table shown at the top of the figure shows the number of QC blocks left for each code rate and modulation.
- the block shown at the bottom of the figure is a block diagram showing the internal groups of the block interleaving and the remaining QC block in the case of NUC-256.
- NUC-256 eight QC blocks are grouped according to the table of FIG. 41 to form one inner group.
- the LDPC code rate length is 16200
- 176 QC blocks may constitute 22 inner groups or inner groups, but the remaining five QC blocks become a remaining QC block or remaining QC block.
- the bits of the remaining QC blocks may be directly mapped to symbols without block interleaving, but block interleaving may be performed and output. This can be changed according to the designer's intention.
- 45 illustrates an operation of writing left QC blocks according to an embodiment of the present invention.
- the block interleaver according to an embodiment of the present invention may write in the row direction of the block interleaver in the order of inputting the bits of the remaining QC block.
- the block interleaver according to an embodiment of the present invention is the modulation order x It may include a block having a bit size. Thus, if all bits are written to the first row, input bits are written to the second row. The bits of the QC block left in this way can be written.
- the block interleaver according to an embodiment of the present invention may perform an operation of reading the bits written in the row direction in the column direction.
- the block interleaver according to an embodiment of the present invention can read the bits sequentially in the column direction from the start position of the first written bit. Therefore, each read sequence in the column direction may sequentially output bit sequences to be mapped to one symbol. This is the same as the write operation of the block interleaver described with reference to FIG. 34.
- a difference in memory usage of block interleaving may occur.
- Fig. 47 is a view showing a difference in memory usage when the direction of writing operation of block interleaving is different.
- FIGS. 47A and 47B show memory usages of the operation of the block interleaver described with reference to FIGS. 37A and 37B, respectively.
- (a) shows the memory usage when the block interleaver writes bits in the QC block in the column direction and reads in the row direction.
- the block interleaver may read the bits in the row direction. Therefore, the bits of the least colorized columns must be stored in memory.
- (b) shows the memory usage when the block interleaver performs the operation of writing the bits of the QC block in the row direction and the operation of reading in the column direction.
- the block interleaver may read the bits in the column direction even if the bits are filled in at least the second column. Therefore, the bits of the least colorized rows must be stored in memory.
- FIG. 48 illustrates a bit interleaver memory structure according to an embodiment of the present invention.
- FIG. 48 illustrates a process of performing block interleaving by the block interleaver corresponding to (b) of FIG. 47 using memories M1 and M2 having a size of x2 using a pipeline line (360x modulation order). Indicates.
- the block interleaver may perform the operation of reading the bits in the column direction even when the bits are filled up to at least the second column. Therefore, the bits of the least colorized rows must be stored in memory. Therefore, as shown at the top of the figure, the first column, the second column, and the third column of the block interleaver are defined as areas A, B, and C, respectively.
- the lower part of the figure is a block diagram showing the use of M1 and M2 memories on the time axis when performing the block interleaving process for the A, B and C regions.
- the block interleaver according to an embodiment of the present invention may write the bits corresponding to the area A to the M1 memory and read the bits stored in the M1 memory to perform block interleaving for the area A.
- the block interleaver according to an embodiment of the present invention may store bits corresponding to the B region in the M2 memory. Accordingly, the block interleaver according to an embodiment of the present invention may perform block interleaving without losing bits corresponding to the B region during reading (block interleaving time of the A region) while reading the bits corresponding to the A region stored in the M1 memory. .
- the block interleaver according to an embodiment of the present invention may perform block interleaving on the C region in the same manner.
- bit output may vary according to the difference between the read operation and the write operation of the block interleaver.
- 49 is a diagram illustrating a permutation order according to another embodiment of the present invention.
- FIG. 49 shows a permutation order when the number of QC blocks is 16, the modulation order is 4, and there are no remaining QC blocks.
- (a) illustrates a permutation order and block interleaving operation of the block interleaver of (a) described with reference to FIG. 47.
- the number of permutation orders shown at the top of the figure means the number of QC blocks. That is, if the permutation order is ⁇ 1 7 3 4 0 6 11 12 9 5 2 7 14 13 15 8 ⁇ , each QC block is written sequentially in the column direction. Specifically, according to the permutation order, QC block 1 may be written in the first column, and then QC blocks may be sequentially written in the column direction in the order of QC block 7, QC block 3...
- the block interleaver may read and output the written bits in the row direction.
- four bits to be mapped to the first symbol may be the first bit of QC block 1, the first bit of QC block 0, the first bit of QC block 9, and the first bit of QC block 14.
- (b) illustrates a permutation order and block interleaving operation capable of output in the same bit unit as in (a) in the operation of the block interleaver described in (b) described with reference to FIG. 47.
- each QC block is written sequentially in the column direction (but bits within the QC block are Written in the row direction).
- QC block 1 may be written in the first column, and then QC blocks may be sequentially written in the column direction in the order of QC block 0 and QC block 9 ..
- the block interleaver may read and output the written bits in the column direction.
- four bits to be mapped to the first symbol may be the first bit of QC block 1, the first bit of QC block 0, the first bit of QC block 9, and the first bit of QC block 14. Therefore, the block interleaver according to an embodiment of the present invention can output the same bit sequence as in (a) even if there is a difference in the write and read operations.
- the bit interleaver of the present invention may use at least one or more block interleaving schemes of the above-described embodiments of block interleaving according to a combination of a code rate and a modulation type, which can be changed according to a designer's intention.
- 50 is a flowchart of a broadcast signal transmission method according to an embodiment of the present invention.
- the broadcast signal transmission apparatus may encode service data corresponding to a plurality of physical paths (S50000).
- each physical path may transmit at least one service or at least one service component.
- Physical path according to an embodiment of the present invention is the same as the above-described DP, the name can be changed according to the intention of the designer.
- a detailed encoding method is as described with reference to FIGS. 1 to 29.
- the broadcast signal transmission apparatus may bit interleave encoded service data in each physical path (S50100). Details are as described with reference to FIGS. 30 to 49.
- the apparatus for transmitting broadcast signals may generate at least one signal frame including bit interleaved service data (S50200).
- S50200 bit interleaved service data
- the apparatus for transmitting broadcast signals may modulate data in at least one generated signal frame in an orthogonal frequency division multiplex (OFDM) scheme (S50300). Details are as described with reference to FIGS. 1 to 29.
- OFDM orthogonal frequency division multiplex
- the broadcast signal transmission apparatus may transmit broadcast signals including modulated data (S50400). Details are as described with reference to FIGS. 1 and 8.
- group-wise interleaving for each code rate according to a codeword length and a modulation value will be described.
- group-wise interleaving according to an embodiment of the present invention may be performed using a permutation order.
- Group-wise interleaving can also be optimized according to the combination of modulation type and LDPC code rate.
- the permutation order corresponding to each code rate according to an embodiment of the present invention may be at least one. Therefore, in the present invention, the same code rate having different permutation orders may be expressed as 13/15 (1), 13/15 (2), etc. as an embodiment.
- the bit interleaver 5020 may perform group-wise interleaving on parity interleaved LDPC codewords or LDPC encoded bits or LDPC encoded data.
- the input and output of the group-wise interleaver may be expressed as follows.
- Yj denotes the output of the group-wise interleaved j-th group of bits, i.e., the group-wise interleaver
- ⁇ (j) denotes the permutation order for group-wise interleaving
- X denotes the group-wise Interleaving means input.
- FIG. 51 illustrates an embodiment of a permutation order table for each code rate according to a modulation type when the length of an LDPC codeword is 16200 bits.
- FIG. 51 is a table illustrating permutation orders that may be applied to the bit interleaving described with reference to FIGS. 37 to 40.
- the first row of the table shows the code rate for each modulation type.
- the table of FIG. 51 shows permutation orders for code rates corresponding to modulation types QPSK, NUC 16, NUC 64, and NUC256, respectively, when the length of the LDPC codeword is 16200 bits.
- the output of the LDPC encoding can be divided into 45 QC blocks. Each block can be represented by a number from 0 to 44. Therefore, when the length of the LDPC codeword is 16200 bits, bits 0 to 359 may correspond to the 0 th QC block, and 360-719 bits may correspond to the first QC block.
- the columns in the table show the relationship between the output and the input of group-wise interleaving.
- the left column of the table indicates the output order of group-wise interleaving, that is, the number of j-th QC blocks (j-th bit group) output after group-wise interleaving, and the columns below each code rate are assigned to the group-wise interleaver.
- a number ( ⁇ (j) th bit group) of input QC blocks is shown.
- 52 to 55 illustrate permutation order tables for respective code rates according to modulation types when the length of an LDPC codeword is 64800 bits.
- FIGS. 52 to 55 are tables illustrating permutation orders that may be applied to the bit interleaving described with reference to FIGS. 37 to 40.
- the first row of the table shows the code rate for each modulation type.
- the tables of FIGS. 52-55 show permutation orders for code rates corresponding to modulation types NUC 16 and NUC 64, respectively, when the length of the LDPC codeword is 64800 bits.
- the output of LDPC encoding can be divided into 180 QC blocks. Each block may be represented by a number from 0 to 179. Therefore, when the length of the LDPC codeword is 64800 bits, 0 to 359 bits may correspond to the 0th QC block, and 360-719 bits may correspond to the 1st QC block.
- the columns in the table show the relationship between the output and the input of group-wise interleaving.
- the left column of the table indicates the output order of group-wise interleaving, that is, the number of j-th QC blocks (j-th bit group) output after group-wise interleaving, and the columns below each code rate are assigned to the group-wise interleaver.
- a number ( ⁇ (j) th bit group) of input QC blocks is shown.
- 56 to 59 show a permutation order table for each code rate according to modulation types NUC 256 and NUQ 1K when the length of an LDPC codeword is 64800 bits.
- FIGS. 56 to 59 are tables illustrating permutation orders that may be applied to the bit interleaving described with reference to FIGS. 37 to 40. Since the details of the table are the same as described above, they are omitted.
- 60 illustrates another embodiment of a permutation order table for each code rate according to a modulation type when the length of an LDPC codeword is 16200 bits.
- FIG. 60 is a table illustrating permutation orders that may be applied to the bit interleaving described with reference to FIGS. 41 to 49.
- the first row of the table shows the code rate for each modulation type.
- the table of FIG. 60 shows permutation orders for code rates corresponding to modulation type QPSK and QAM 16, respectively, when the length of the LDPC codeword is 16200 bits. Since the details of the table are the same as described above, they are omitted.
- FIG. 61 illustrates another embodiment of a permutation order table for each code rate according to a modulation type when the length of an LDPC codeword is 16200 bits.
- FIG. 61 is a table illustrating permutation orders applicable to bit interleaving described with reference to FIGS. 41 to 49.
- the first row of the table shows the code rate for each modulation type.
- the table of FIG. 61 shows permutation orders for code rates corresponding to modulation type QAM 64 when the length of the LDPC codeword is 16200 bits. Since the details of the table are the same as described above, they are omitted.
- 62 shows another embodiment of a permutation order table for each code rate according to a modulation type when the length of an LDPC codeword is 16200 bits.
- FIG. 62 is a table illustrating permutation orders applicable to bit interleaving described with reference to FIGS. 41 to 49.
- the first row of the table shows the code rate for each modulation type.
- the table of FIG. 62 shows permutation orders for code rates corresponding to modulation type QAM 256 when the length of the LDPC codeword is 16200 bits. Since the details of the table are the same as described above, they are omitted.
- 63 to 69 illustrate another embodiment of a permutation order table for each code rate according to a modulation type when the length of an LDPC codeword is 64800 bits.
- FIGS. 63 to 69 are tables showing permutation orders applicable to bit interleaving described with reference to FIGS. 41 to 49.
- the first row of the table shows the code rate for each modulation type.
- 63 to 69 show permutation orders for code rates corresponding to modulation types QPSK and QAM 16, respectively, when the length of the LDPC codeword is 64800 bits. Since the details of the table are the same as described above, they are omitted.
- 70 to 73 illustrate another embodiment of the permutation order table for each code rate according to the modulation type when the length of the LDPC codeword is 64800 bits.
- FIGS. 70 to 73 are tables illustrating permutation orders that may be applied to the bit interleaving described with reference to FIGS. 41 to 49.
- the first row of the table shows the code rate for each modulation type.
- 70 to 73 show permutation orders for code rates corresponding to modulation types QAM 64, QAM256, and QAM1024, respectively, when the length of the LDPC codeword is 64800 bits. Since the details of the table are the same as described above, they are omitted.
- a module, unit, or block according to one embodiment of the present invention may be a processor / hardware that executes successive procedures stored in a memory (or storage unit). Each step or method of the above-described embodiment may be performed by hardware / processors.
- the methods proposed by the present invention can be executed as code. The code may be written to a processor readable storage medium and read by a processor provided by an apparatus according to embodiments of the present invention.
- the present invention is used in the field of providing a series of broadcast signals.
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Quality & Reliability (AREA)
- Multimedia (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
Abstract
Description
Claims (4)
- 복수의 피지컬 경로(physical path)들에 대응하는 서비스 데이터를 인코딩하는 단계;각 피지컬 경로 내의 인코딩된 서비스 데이터를 비트 인터리빙하는 단계;상기 비트 인터리빙된 서비스 데이터를 포함하는 적어도 하나 이상의 신호 프레임을 생성하는 단계;상기 생성된 적어도 하나 이상의 신호 프레임 내의 데이터를 OFDM (Orthogonal Frequency Division Multiplex) 방식으로 모듈레이팅하는 단계; 및상기 모듈레이팅된 데이터를 포함하는 방송 신호들을 송신하는 단계를 포함하는 방송 신호 송신 방법.
- 제 1 항에 있어서, 상기 비트 인터리빙하는 단계는상기 인코딩된 서비스 데이터의 패리티 비트들을 인터리빙하고 복수개의 그룹들로 나누는 패리티 인터리빙 단계;상기 복수개의 그룹들을 퍼뮤테이션 오더에 따라 인터리빙하는 그룹-와이즈 인터리빙 단계; 및상기 인터리빙된 복수개의 그룹들을 인터리빙하는 블록 인터리빙 단계를 포함하는 방송 신호 송신 방법.
- 복수의 피지컬 경로(physical path)들에 대응하는 서비스 데이터를 인코딩하는 인코더;각 피지컬 경로 내의 인코딩된 서비스 데이터를 비트 인터리빙하는 비트 인터리버;상기 비트 인터리빙된 서비스 데이터를 포함하는 적어도 하나 이상의 신호 프레임을 생성하는 프레임 빌더;상기 생성된 적어도 하나 이상의 신호 프레임 내의 데이터를 OFDM (Orthogonal Frequency Division Multiplex) 방식으로 모듈레이팅하는 모듈레이터; 및상기 모듈레이팅된 데이터를 포함하는 방송 신호들을 송신하는 송신부를 포함하는 방송 신호 송신 장치.
- 제 3 항에 있어서, 상기 비트 인터리버는상기 인코딩된 서비스 데이터의 패리티 비트들을 인터리빙하고 복수개의 그룹들로 나누는 패리티 인터리버;상기 복수개의 그룹들을 퍼뮤테이션 오더에 따라 인터리빙하는 그룹-와이즈 인터리버; 및상기 인터리빙된 복수개의 그룹들을 인터리빙하는 블록 인터리버를 포함하는 방송 신호 송신 장치.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201580012521.1A CN106105068B (zh) | 2014-12-08 | 2015-08-25 | 广播信号发送装置、广播信号接收装置、广播信号发送方法以及广播信号接收方法 |
JP2016564207A JP6462001B2 (ja) | 2014-12-08 | 2015-08-25 | 放送信号送信装置、放送信号受信装置、放送信号送信方法及び放送信号受信方法 |
EP15866683.4A EP3232672A4 (en) | 2014-12-08 | 2015-08-25 | Broadcast signal transmitting device, broadcast signal receiving device, broadcast signal transmitting method, and broadcast signal receiving method |
KR1020167019925A KR20160102500A (ko) | 2014-12-08 | 2015-08-25 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201462089186P | 2014-12-08 | 2014-12-08 | |
US62/089,186 | 2014-12-08 | ||
US201462092244P | 2014-12-15 | 2014-12-15 | |
US201462092249P | 2014-12-15 | 2014-12-15 | |
US62/092,249 | 2014-12-15 | ||
US62/092,244 | 2014-12-15 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016093468A1 true WO2016093468A1 (ko) | 2016-06-16 |
Family
ID=56095296
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2015/008877 WO2016093467A1 (ko) | 2014-12-08 | 2015-08-25 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 |
PCT/KR2015/008886 WO2016093468A1 (ko) | 2014-12-08 | 2015-08-25 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2015/008877 WO2016093467A1 (ko) | 2014-12-08 | 2015-08-25 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 |
Country Status (6)
Country | Link |
---|---|
US (5) | US9641288B2 (ko) |
EP (2) | EP3249913A4 (ko) |
JP (1) | JP6462001B2 (ko) |
KR (1) | KR20160102500A (ko) |
CN (3) | CN106105068B (ko) |
WO (2) | WO2016093467A1 (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019139377A1 (ko) * | 2018-01-12 | 2019-07-18 | 엘지전자 주식회사 | 인터리빙을 수행하는 방법 및 인터리버 |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1958408B1 (en) * | 2005-12-06 | 2019-11-06 | Microsoft Technology Licensing, LLC | Apparatus and method for transmitting data using a plurality of carriers |
US9843845B2 (en) | 2012-11-28 | 2017-12-12 | Sinclair Broadcast Group, Inc. | Terrestrial broadcast market exchange network platform and broadcast augmentation channels for hybrid broadcasting in the internet age |
EP3075122B1 (en) * | 2013-11-25 | 2021-09-15 | LG Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
KR102302600B1 (ko) | 2014-08-07 | 2021-09-15 | 원 미디어, 엘엘씨 | 유연한 직교 주파수 분할 멀티플렉싱 물리 전송 데이터 프레임의 동적 구성 방법 |
CN111628854A (zh) | 2014-08-07 | 2020-09-04 | 相干逻辑公司 | 多分区无线电帧 |
US9762347B2 (en) | 2014-08-25 | 2017-09-12 | ONE Media, LLC | Dynamic configuration of a flexible orthogonal frequency division multiplexing PHY transport data frame preamble |
WO2016093467A1 (ko) * | 2014-12-08 | 2016-06-16 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 |
JP6487054B2 (ja) * | 2015-02-06 | 2019-03-20 | エルジー エレクトロニクス インコーポレイティド | 放送信号送信装置、放送信号受信装置、放送信号送信方法、及び放送信号受信方法 |
KR102287623B1 (ko) * | 2015-02-16 | 2021-08-10 | 한국전자통신연구원 | 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 1024-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법 |
KR102287627B1 (ko) * | 2015-02-16 | 2021-08-10 | 한국전자통신연구원 | 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 4096-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법 |
KR102342727B1 (ko) | 2015-03-09 | 2021-12-24 | 원 미디어, 엘엘씨 | 시스템 발견 및 시그널링 |
KR20210034695A (ko) | 2015-04-08 | 2021-03-30 | 원 미디어, 엘엘씨 | 진보한 데이터 셀 리소스 매핑 |
CN105304057B (zh) * | 2015-12-09 | 2018-11-30 | 京东方科技集团股份有限公司 | 一种移位寄存器及其驱动方法、栅极驱动电路 |
KR102512346B1 (ko) | 2016-04-07 | 2023-03-22 | 싱클레어 브로드캐스트 그룹, 인코포레이티드 | 인터넷과 연계되고 신흥 5g 네트워크 아키텍처들을 향하는 차세대 지상 브로드캐스팅 플랫폼 |
US10277439B2 (en) * | 2016-07-18 | 2019-04-30 | Qualcomm Incorporated | Dual stage channel interleaving for data transmission |
US10915833B2 (en) * | 2017-04-27 | 2021-02-09 | Raytheon Company | Machine learning algorithm with binary pruning technique for automatic intrapulse modulation recognition |
CN111600640B (zh) * | 2020-06-02 | 2021-07-13 | 山东大学 | 基于多天线状态的全广义空间调制系统的工作方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140053039A1 (en) * | 2011-07-25 | 2014-02-20 | Cortina Systems, Inc. | Time varying data permutation apparatus and methods |
US20140310577A1 (en) * | 2013-04-08 | 2014-10-16 | Samsung Electronics Co., Ltd. | Transmitting apparatus, interleaving method thereof, receiving apparatus, and deinterleaving method thereof |
WO2014171673A1 (ko) * | 2013-04-15 | 2014-10-23 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 방법, 방송 신호 송신 방법 및 방송 신호 수신 방법 |
WO2014193160A1 (ko) * | 2013-05-28 | 2014-12-04 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 방법, 방송 신호 송신 방법 및 방송 신호 수신 방법 |
Family Cites Families (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6785861B2 (en) * | 2001-02-09 | 2004-08-31 | Stmicroelectronics S.R.L. | Versatile serial concatenated convolutional codes |
GB2454195A (en) * | 2007-10-30 | 2009-05-06 | Sony Corp | Address generation polynomial and permutation matrix for DVB-T2 16k OFDM sub-carrier mode interleaver |
US20070082633A1 (en) | 2005-10-06 | 2007-04-12 | Staccato Communications, Inc. | Avoidance of wireless devices |
KR20070082633A (ko) | 2006-02-17 | 2007-08-22 | 삼성전자주식회사 | 표시 기판과, 이의 제조 방법 및 표시 패널 |
CN100589564C (zh) * | 2006-04-18 | 2010-02-10 | 华为技术有限公司 | 一种手持电视系统中的信道交织方法及系统 |
JP4878958B2 (ja) * | 2006-08-22 | 2012-02-15 | 株式会社エヌ・ティ・ティ・ドコモ | 無線通信装置及び無線通信方法 |
CN101188435B (zh) * | 2007-01-08 | 2011-03-16 | 中兴通讯股份有限公司 | 一种比特交织装置与方法 |
US8379738B2 (en) * | 2007-03-16 | 2013-02-19 | Samsung Electronics Co., Ltd. | Methods and apparatus to improve performance and enable fast decoding of transmissions with multiple code blocks |
RU2437237C1 (ru) | 2007-09-28 | 2011-12-20 | ЭлДжи ЭЛЕКТРОНИКС ИНК. | Устройство для передачи и приема сигнала и способ передачи и приема сигнала |
DK2056549T3 (da) | 2007-10-30 | 2013-02-04 | Sony Corp | Databehandlingsanordning og -fremgangsmåde |
EP2071758A1 (en) | 2007-12-11 | 2009-06-17 | Sony Corporation | OFDM-Transmitting apparatus and method, and OFDM-receiving apparatus and method |
WO2009075539A2 (en) | 2007-12-12 | 2009-06-18 | Lg Electronics Inc. | Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal |
WO2010047510A2 (en) * | 2008-10-20 | 2010-04-29 | Lg Electronics Inc. | Method and apparatus for transmitting signal in a wireless communication system |
CN101431504B (zh) * | 2008-10-27 | 2012-05-30 | 宁波大学 | 高性能数字电视地面广播发射机空频调制方法 |
KR101580162B1 (ko) * | 2009-01-22 | 2016-01-04 | 엘지전자 주식회사 | 신호 송수신 장치 및 방법 |
CN103634077B (zh) | 2009-02-12 | 2017-09-08 | Lg电子株式会社 | 发送和接收广播信号的装置及发送和接收广播信号的方法 |
US8503551B2 (en) * | 2009-02-13 | 2013-08-06 | Lg Electronics Inc. | Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal |
US8670494B2 (en) * | 2009-03-03 | 2014-03-11 | Lg Electronics Inc. | Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal |
KR101587281B1 (ko) * | 2009-03-12 | 2016-01-20 | 삼성전자주식회사 | 통신 시스템에서 제어 정보를 부호화하는 방법과 그 제어 정보를 송수신하는 방법 및 장치 |
US8446811B2 (en) * | 2009-04-24 | 2013-05-21 | Nec Laboratories America, Inc. | Constellation re-arrangement and bit grouping |
WO2011062424A2 (en) | 2009-11-18 | 2011-05-26 | Samsung Electronics Co., Ltd. | Method and apparatus for transmitting and receiving data in a communication system |
CA2818107C (en) * | 2010-02-12 | 2017-06-27 | Lg Electronics Inc. | Broadcasting signal transmitter/receiver and broadcasting signal transmission/reception method |
US9009775B2 (en) | 2010-02-23 | 2015-04-14 | Lg Electronics Inc. | Broadcasting signal transmission device, broadcasting signal reception device, and method for transmitting/receiving broadcasting signal using same |
US9143271B2 (en) | 2010-04-01 | 2015-09-22 | Lg Electronics Inc. | Broadcasting signal transmitting apparatus, broadcast signal receiving apparatus, and broadcast signal transceiving method in a broadcast signal transceiving apparatus |
CA2818298C (en) * | 2010-04-28 | 2017-03-21 | Lg Electronics Inc. | Broadcast signal transmitter, broadcast signal receiver, and method for transceiving broadcast signals in broadcast signal transceivers |
EP2571258B1 (en) * | 2010-05-10 | 2018-04-04 | LG Electronics Inc. | Apparatus for transmitting a broadcast signal, apparatus for receiving a broadcast signal, and method for transmitting/receiving a broadcast signal using an apparatus for transmitting/receiving a broadcast signal |
JP5542580B2 (ja) * | 2010-08-25 | 2014-07-09 | 日本放送協会 | 送信装置及び受信装置 |
CA2824464C (en) * | 2010-09-14 | 2016-07-12 | Lg Electronics Inc. | Apparatus for transmitting broadcasting signal, apparatus for receiving broadcasting signal, and method for transmitting/receiving broadcasting signal through apparatus for transmitting/receiving broadcasting signal |
CN101958774B (zh) * | 2010-09-30 | 2015-10-21 | 中兴通讯股份有限公司 | 一种反馈信息发送方法和用户设备 |
KR101844229B1 (ko) * | 2010-11-23 | 2018-04-02 | 엘지전자 주식회사 | 방송 신호 송/수신기 및 방송 신호 송/수신 방법 |
EP2525498A1 (en) * | 2011-05-18 | 2012-11-21 | Panasonic Corporation | Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes |
EP2536030A1 (en) * | 2011-06-16 | 2012-12-19 | Panasonic Corporation | Bit permutation patterns for BICM with LDPC codes and QAM constellations |
EP2560311A1 (en) | 2011-08-17 | 2013-02-20 | Panasonic Corporation | Cyclic-block permutations for spatial multiplexing with quasi-cyclic LDPC codes |
JP5973848B2 (ja) * | 2012-03-09 | 2016-08-23 | 日本放送協会 | 送信装置、受信装置、及びプログラム |
US9654316B2 (en) * | 2012-07-27 | 2017-05-16 | Sun Patent Trust | Transmission method, transmitter, reception method, and receiver |
KR101444236B1 (ko) | 2012-12-11 | 2014-09-26 | (주)에코플럭스 | 가압합성법을 이용한 양자점의 합성방법 |
WO2014094064A1 (en) * | 2012-12-20 | 2014-06-26 | University Of South Australia | Digital communication system |
CN105027573B (zh) * | 2013-01-17 | 2019-01-22 | Lg电子株式会社 | 传输广播信号的装置及方法、接收广播信号的装置及方法 |
US20150365204A1 (en) * | 2013-03-17 | 2015-12-17 | Lg Electronics Inc. | Broadcast signal transmitting method, broadcast signal receiving method, broadcast signal transmitting apparatus, and broadcast signal receiving apparatus |
WO2014175606A1 (en) * | 2013-04-21 | 2014-10-30 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
WO2014182038A1 (en) * | 2013-05-08 | 2014-11-13 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
US9577861B2 (en) * | 2013-05-09 | 2017-02-21 | Lg Electronics Inc. | Broadcast signal transmission apparatus, broadcast signal reception apparatus, broadcast signal transmission method, and broadcast signal reception method |
CN105340262B (zh) * | 2013-06-19 | 2018-07-27 | Lg 电子株式会社 | 传输广播信号的装置、接收广播信号的装置、传输广播信号的方法和接收广播信号的方法 |
KR20150005853A (ko) | 2013-07-05 | 2015-01-15 | 삼성전자주식회사 | 송신 장치 및 그의 신호 처리 방법 |
WO2015008995A1 (en) * | 2013-07-15 | 2015-01-22 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
CN105556953B (zh) * | 2013-07-29 | 2019-04-19 | Lg电子株式会社 | 发送广播信号的装置、接收广播信号的装置、发送广播信号的方法和接收广播信号的方法 |
KR101832785B1 (ko) * | 2013-08-09 | 2018-02-27 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법 및 방송 신호 수신 방법 |
US9942018B2 (en) * | 2013-08-13 | 2018-04-10 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
US9253006B2 (en) * | 2013-08-14 | 2016-02-02 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
KR101850312B1 (ko) * | 2013-09-27 | 2018-05-30 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법 및 방송 신호 수신 방법 |
KR20160068888A (ko) * | 2013-11-11 | 2016-06-15 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법 및 방송 신호 수신 방법 |
KR101830744B1 (ko) * | 2013-11-25 | 2018-02-21 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법 및 방송 신호 수신 방법 |
EP3075160B1 (en) * | 2013-11-25 | 2019-06-26 | LG Electronics Inc. | Apparatus for transmitting and receiving broadcast signals and method therefor |
US9210022B2 (en) | 2013-11-25 | 2015-12-08 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast, signals, method for transmitting broadcast signals and method for receiving broadcast signals |
WO2015080392A1 (en) * | 2013-11-29 | 2015-06-04 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
US9577678B2 (en) | 2014-01-29 | 2017-02-21 | Electronics And Telecommunications Research Institute | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 7/15 and quadrature phase shift keying, and bit interleaving method using same |
US9596116B2 (en) * | 2014-02-20 | 2017-03-14 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
US9780808B2 (en) * | 2014-05-21 | 2017-10-03 | Samsung Electronics Co., Ltd. | Transmitter apparatus and bit interleaving method thereof |
US10326471B2 (en) * | 2014-05-22 | 2019-06-18 | Electronics And Telecommunications Research Institute | Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and quadrature phase shift keying, and bit interleaving method using same |
WO2016093467A1 (ko) * | 2014-12-08 | 2016-06-16 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 |
WO2016140515A1 (en) * | 2015-03-02 | 2016-09-09 | Samsung Electronics Co., Ltd. | Transmitter and parity permutation method thereof |
CA3214526A1 (en) * | 2015-03-02 | 2016-09-09 | Samsung Electronic Co., Ltd. | Transmitter and parity permutation method thereof |
CA3209954A1 (en) * | 2015-03-02 | 2016-09-09 | Samsung Electronics Co., Ltd. | Transmitter and parity permutation method thereof |
-
2015
- 2015-08-25 WO PCT/KR2015/008877 patent/WO2016093467A1/ko active Application Filing
- 2015-08-25 CN CN201580012521.1A patent/CN106105068B/zh not_active Expired - Fee Related
- 2015-08-25 EP EP15867681.7A patent/EP3249913A4/en not_active Withdrawn
- 2015-08-25 KR KR1020167019925A patent/KR20160102500A/ko active Search and Examination
- 2015-08-25 JP JP2016564207A patent/JP6462001B2/ja active Active
- 2015-08-25 EP EP15866683.4A patent/EP3232672A4/en not_active Withdrawn
- 2015-08-25 CN CN202010081556.3A patent/CN111263194B/zh not_active Expired - Fee Related
- 2015-08-25 CN CN201580009801.7A patent/CN106063175B/zh not_active Expired - Fee Related
- 2015-08-25 WO PCT/KR2015/008886 patent/WO2016093468A1/ko active Application Filing
- 2015-09-14 US US14/853,352 patent/US9641288B2/en active Active
- 2015-09-14 US US14/853,291 patent/US9692558B2/en active Active
-
2017
- 2017-03-29 US US15/473,108 patent/US9866420B2/en active Active
- 2017-05-19 US US15/599,873 patent/US10367673B2/en active Active
- 2017-11-27 US US15/823,132 patent/US10237108B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140053039A1 (en) * | 2011-07-25 | 2014-02-20 | Cortina Systems, Inc. | Time varying data permutation apparatus and methods |
US20140310577A1 (en) * | 2013-04-08 | 2014-10-16 | Samsung Electronics Co., Ltd. | Transmitting apparatus, interleaving method thereof, receiving apparatus, and deinterleaving method thereof |
WO2014171673A1 (ko) * | 2013-04-15 | 2014-10-23 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 방법, 방송 신호 송신 방법 및 방송 신호 수신 방법 |
WO2014193160A1 (ko) * | 2013-05-28 | 2014-12-04 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 방법, 방송 신호 송신 방법 및 방송 신호 수신 방법 |
Non-Patent Citations (2)
Title |
---|
KANG, IN WOONG ET AL.: "Bit Interleaver Design of Ultra High-Order Modulations in DVB.T2 for UHDTV Broadcasting", THE JOURNAL OF KOREA INFORMATION AND COMMUNICATIONS SOCIETY, vol. 39, no. 4, April 2014 (2014-04-01), pages 195 - 205, XP055316533 * |
See also references of EP3232672A4 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019139377A1 (ko) * | 2018-01-12 | 2019-07-18 | 엘지전자 주식회사 | 인터리빙을 수행하는 방법 및 인터리버 |
Also Published As
Publication number | Publication date |
---|---|
EP3249913A1 (en) | 2017-11-29 |
US9692558B2 (en) | 2017-06-27 |
CN106063175A (zh) | 2016-10-26 |
US9641288B2 (en) | 2017-05-02 |
US10237108B2 (en) | 2019-03-19 |
US20160164637A1 (en) | 2016-06-09 |
KR20160102500A (ko) | 2016-08-30 |
US10367673B2 (en) | 2019-07-30 |
CN106105068A (zh) | 2016-11-09 |
US20180083821A1 (en) | 2018-03-22 |
CN111263194B (zh) | 2022-07-15 |
CN106063175B (zh) | 2020-03-06 |
US20160164711A1 (en) | 2016-06-09 |
US9866420B2 (en) | 2018-01-09 |
EP3232672A4 (en) | 2018-08-01 |
EP3232672A1 (en) | 2017-10-18 |
JP6462001B2 (ja) | 2019-01-30 |
WO2016093467A1 (ko) | 2016-06-16 |
US20170257187A1 (en) | 2017-09-07 |
CN111263194A (zh) | 2020-06-09 |
EP3249913A4 (en) | 2018-08-22 |
CN106105068B (zh) | 2019-03-12 |
US20170201407A1 (en) | 2017-07-13 |
JP2017518676A (ja) | 2017-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2016093468A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2016163621A1 (ko) | 방송 신호 송수신 장치 및 방법 | |
WO2016122061A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2015163597A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2016144004A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2016125989A1 (ko) | 방송 신호 송수신 장치 및 방법 | |
WO2015156568A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2016060354A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2015182900A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2017010656A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2015190694A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2016153126A1 (ko) | 방송 신호 송수신 장치 및 방법 | |
WO2016027965A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2017014355A1 (ko) | 방송 신호 송수신 장치 및 방법 | |
WO2016108372A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2016108369A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2016122062A1 (ko) | 방송 신호 송수신 장치 및 방법 | |
WO2016153143A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2017003038A1 (ko) | 방송 신호 송수신 장치 및 방법 | |
WO2016085083A1 (ko) | 방송 신호 송수신 장치 및 방법 | |
WO2017003027A1 (ko) | 방송 신호 송수신 장치 및 방법 | |
WO2015186938A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2016125970A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2017043714A1 (ko) | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 | |
WO2016153118A1 (ko) | 방송 신호 송수신 장치 및 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 20167019925 Country of ref document: KR Kind code of ref document: A |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15866683 Country of ref document: EP Kind code of ref document: A1 |
|
REEP | Request for entry into the european phase |
Ref document number: 2015866683 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2015866683 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2016564207 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |