WO2015100817A1 - 定义多晶硅生长方向的方法 - Google Patents
定义多晶硅生长方向的方法 Download PDFInfo
- Publication number
- WO2015100817A1 WO2015100817A1 PCT/CN2014/070963 CN2014070963W WO2015100817A1 WO 2015100817 A1 WO2015100817 A1 WO 2015100817A1 CN 2014070963 W CN2014070963 W CN 2014070963W WO 2015100817 A1 WO2015100817 A1 WO 2015100817A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- amorphous silicon
- polysilicon
- growth direction
- defining
- silicon film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/38—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
- H10P14/3802—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H10P14/3808—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
- H10P14/381—Beam shaping, e.g. using a mask
- H10P14/3812—Shape of mask
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3202—Materials thereof
- H10P14/3238—Materials thereof being insulating materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
- H10P14/2901—Materials
- H10P14/2922—Materials being non-crystalline insulating materials, e.g. glass or polymers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3202—Materials thereof
- H10P14/3234—Materials thereof being oxide semiconducting materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3242—Structure
- H10P14/3244—Layer structure
- H10P14/3248—Layer structure consisting of two layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
- H10P14/3411—Silicon, silicon germanium or germanium
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3451—Structure
- H10P14/3452—Microstructure
- H10P14/3454—Amorphous
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3451—Structure
- H10P14/3452—Microstructure
- H10P14/3456—Polycrystalline
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3466—Crystal orientation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/36—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done before the formation of the materials
- H10P14/3602—In-situ cleaning
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/38—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
- H10P14/3802—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H10P14/3808—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/38—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
- H10P14/3802—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H10P14/3808—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
- H10P14/3816—Pulsed laser beam
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
- H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/6903—Inorganic materials containing silicon
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
- H10P14/6938—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses the material containing at least one metal element, e.g. metal oxides, metal oxynitrides or metal oxycarbides
- H10P14/6939—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses the material containing at least one metal element, e.g. metal oxides, metal oxynitrides or metal oxycarbides characterised by the metal
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
- H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/69—Etching of wafers, substrates or parts of devices using masks for semiconductor materials
- H10P50/691—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials
- H10P50/693—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials characterised by their size, orientation, disposition, behaviour or shape, in horizontal or vertical plane
- H10P50/695—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials characterised by their size, orientation, disposition, behaviour or shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks or sidewalls or to modify the mask
Definitions
- low-temperature polysilicon can be fabricated at low temperatures, has high electron mobility, and can be fabricated - C-MOS (Complementary Metal Oxide Semiconductor) to achieve panel height. : Low energy demand.
- LTPS Low Temperature Poly-Silicon
- the use of polysilicon liquid crystal materials has many advantages, such as thin film circuits can be made thinner and smaller, and lower power consumption.
- Membrane circuit area is smaller; higher resolution; structural unit, more stable fl
- MIC excimer laser annealing
- ESA excimer laser annealing
- ELA produces low-temperature polysilicon by growing a buffer layer on the glass and then producing 13
- the grain size of crystalline silicon has an important influence on the electrical properties of polycrystalline silicon.
- amorphous silicon becomes completely fused after being subjected to high temperature (nearly completely) Meits state, and then recrystallized to form polysilicon Struktur Recrystallization will crystallize according to low energy to high energy direction, low temperature to high temperature direction; so the starting point and direction of crystallization are messy, resulting in small grain size, intergranular grain boundary (Grain boundary) is too much, which will affect the electron migration of polysilicon.
- the present invention provides a method of defining a growth direction of polysilicon, which includes:
- Step 1 forming a buffer layer on the substrate
- Step 2 forming an amorphous silicon film on the buffer layer
- Step 3 forming a regular amorphous silicon protrusion on the surface of the amorphous silicon film
- Step 4 The amorphous silicon film is formed into polycrystalline silicon by excimer laser annealing.
- step 3 includes:
- Step 3.1 photolithographically etching the amorphous silicon film according to the amorphous silicon protrusion portion to be formed;
- Step 3.2 etching the amorphous silicon film by a thousand methods
- Step 3 avoid3. Stripping the photoresist
- the amorphous silicon film is subjected to high temperature dehydrogenation and HF pre-cleaning treatment.
- the material of the buffer layer is silicon nitride or silicon dioxide.
- the substrate is glass.
- the distribution of the amorphous silicon protrusions on the surface of the amorphous silicon film is previously set according to the growth direction of the polysilicon formed in the step 4 to be defined.
- the buffer layer and the amorphous silicon film are respectively formed by a chemical vapor deposition method.
- an insulating layer is further formed between the substrate and the buffer layer.
- the material of the insulating layer is aluminum nitride, boron nitride, aluminum oxide or magnesium oxide.
- the insulating layer is formed by magnetron sputtering or chemical vapor deposition.
- the present invention also provides a method of defining a growth direction of polysilicon, comprising:
- Step 1 forming a buffer layer on the substrate
- Step 2 forming an amorphous silicon film on the buffer layer
- Step 3 forming a regular amorphous silicon protrusion on the surface of the amorphous silicon film
- Step 4 forming the amorphous silicon film into polycrystalline silicon by excimer laser annealing
- the step 3 includes: Step 3: photolithographically etching the amorphous silicon film according to the amorphous silicon protrusion portion to be formed;
- Step 3.2 etching the amorphous silicon film by a thousand methods
- Step 33 stripping the photoresist
- the amorphous silicon film is subjected to high temperature dehydrogenation and HF pre-cleaning treatment
- the material of the buffer layer is silicon nitride or silicon dioxide
- the substrate is glass
- the distribution of the amorphous silicon protrusions on the surface of the amorphous silicon film is previously set according to the growth direction of the polysilicon formed in the step 4 to be defined.
- the buffer layer and the amorphous silicon film are respectively formed by a chemical vapor deposition method.
- An insulating layer is further formed between the substrate and the buffer layer.
- the material of the insulating layer is aluminum nitride, boron nitride, aluminum oxide or magnesium oxide.
- the insulating layer is formed by controlled sputtering or chemical vapor deposition.
- the method of the present invention for defining the direction of growth of polysilicon can control the growth direction when polysilicon is formed, thereby increasing the size of the polycrystalline silicon crystal.
- Figure is a flow chart of a method for defining a growth direction of polysilicon according to the present invention.
- FIG. 2 is a cross section of an amorphous silicon film formed by a method for defining a growth direction of polycrystalline silicon according to the present invention.
- FIG. 3 is a cross-sectional view of an amorphous silicon film after etching according to a method for defining a growth direction of polycrystalline silicon according to the present invention
- FIG. 4 is a cross-sectional view showing an amorphous silicon film during an excimer laser annealing process in accordance with a method for defining a growth direction of polycrystalline silicon according to the present invention
- Figure 5 is a cross-sectional view showing the growth direction of seed crystals in an amorphous silicon film in a method of defining a growth direction of polycrystalline silicon according to the present invention. Concrete real way
- the method for defining a polycrystalline silicon growth direction of the present invention mainly comprises: Step 1. Form a buffer layer 20 on the substrate 10; the substrate 10 may be glass or other suitable transparent material.
- Step 2 Forming an amorphous silicon film 30 on the buffer layer 20; the buffer layer 20 may be made of nitride or dioxide, or other suitable materials.
- FIG. 2 is a cross-sectional view of forming an amorphous silicon film by a method for defining a growth direction of polysilicon according to the present invention
- a buffer layer 20 is grown on the substrate 10, and then a long amorphous silicon film 30 is grown, the buffer layer 20 and amorphous.
- the silicon thin film 30 may be formed by chemical vapor deposition, respectively, or may be fabricated by other suitable processes.
- Step 3 Form a regular amorphous silicon protrusion 40 on the surface of the amorphous silicon film 30.
- This step 3 can include:
- Step 3.1 Photolithographic film according to the amorphous silicon protrusion 40 to be formed
- Step 3 dry etching the amorphous silicon film 30;
- Step 3.3 Stripper the photoresist.
- FIG. 3 there is shown a cross-sectional view of an amorphous silicon film after etching in accordance with the method of defining the direction of growth of polycrystalline silicon according to the present invention.
- a plurality of regular protrusions 40 are formed on the amorphous silicon film 30 by a process of hoto + dry etching + stripper, that is, etching by a thousand etching process
- a part of the amorphous silicon film 30 is formed by the convex portion 40.
- the amorphous silicon film 30 may be coated with a photosensitive material, which is a so-called photoresist layer, and then the light is irradiated through the mask to expose the photoresist layer to expose it. Since the mask has a pattern corresponding to the amorphous silicon protrusions 40, a portion of the light is allowed to pass through the mask to illuminate the photoresist layer, so that the exposure of the photoresist layer is selective. This will mask the pattern on the photocopying paper onto the anti-caries layer. A portion of the photoresist is then removed using a suitable developer such that the photoresist layer visualizes the desired pattern. A portion of the amorphous silicon film 30 is then removed by a thousand etching. Finally, the remaining patterned photoresist layer is completely removed.
- a photosensitive material which is a so-called photoresist layer
- Step 4 The amorphous silicon film 30 is formed into polycrystalline silicon by excimer laser annealing. Before the excimer laser annealing in the step 4, the amorphous silicon film 30 can be subjected to high temperature dehydrogenation and HF.
- FIG. 4 is a method for defining the growth direction of polycrystalline silicon according to the present invention to perform an excimer laser annealing process.
- FIG. 5 is a cross-sectional view of the seed crystal controlling the growth direction of the polycrystalline silicon in the amorphous silicon thin film.
- the amorphous silicon film 30 is subjected to high temperature, and the amorphous silicon film 30 in the thin region is in a state of completely melting (the completely melts), and the amorphous silicon convex portion 40 is thick in thickness. So at In a partially molten state, the energy is low, and the amorphous silicon which is not melted in the amorphous silicon convex portion 40 is grown as a seed crystal of polycrystalline silicon as shown in FIG. 5 to form a polycrystalline silicon to grow around, thereby achieving the purpose of controlling the growth direction of the polycrystalline silicon. Further, the polycrystalline silicon crystal size can be increased.
- the growth of the polycrystalline silicon starts from the seed crystal as a starting point, so that the growth direction at the time of forming the polycrystalline silicon can be controlled, and the polycrystalline silicon crystal size can be increased.
- the distribution of the amorphous silicon protrusions 40 on the surface of the amorphous silicon film 30 may be previously set according to the growth direction of the formed polysilicon to be defined.
- the amorphous silicon protrusions 40 may be set to The shape and position of the amorphous silicon protrusion 40 in the amorphous silicon film 30 in the same shape
- the material of the insulating layer may be aluminum nitride, boron nitride, aluminum oxide or magnesium oxide, or other suitable materials.
- the insulating layer can be formed by magnetron sputtering or chemical vapor deposition or other suitable processes. Further, the method of defining the direction of growth of polysilicon of the present invention can be applied to the preparation of thin film transistors, array substrates, flat panel display devices and the like.
- the method for defining the growth direction of polysilicon of the present invention can control the growth direction of polysilicon formation, thereby increasing the polysilicon grain size.
Landscapes
- Recrystallisation Techniques (AREA)
- Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Engineering & Computer Science (AREA)
- Plasma & Fusion (AREA)
- Optics & Photonics (AREA)
- Crystallography & Structural Chemistry (AREA)
Abstract
一种定义多晶硅生长方向的方法,包括:步骤1、在基板(10)上形成缓冲层(20);步骤2、在该缓冲层上形成非晶硅薄膜(30);步骤3、使该非晶硅薄膜表面形成规律的非晶硅凸起部(40);步骤4、经由准分子镭射退火使该非晶硅薄膜形成多晶硅。该定义多晶硅生长方向的方法能够控制多晶硅形成时的生长方向,进而可以提高多晶硅晶粒大小。
Description
方'法 背景;
随着平板显示的发展, 高分辨率, 低能耗的面板需求不断被提出。 不 同于非晶硅电子迁移率低, 低温多晶硅因可在低温下制作, 具有高的电子 迁移率及可制作- C-MOS ( Complementary Metal Oxide Semiconductor, 互 补金属氧化物半导体) 究用以达到面板高: 低能耗 的需求。
低温多晶硅(Low Temperature Poly- Silicon, LTPS )是多晶硅技术的 一个分支。 对平板显示器来说, 采用多晶硅液晶材料有许多优点, 如薄膜 电路可以做得更薄更小、 功耗更低等。
在多晶硅技术发展的初期, 为了将玻璃基板从非晶硅结构 (a- Si )转 变为多晶硅结构, 就必须借助一道镭射退火( Laser Anneal ) 的高温氧化工 序, 此时玻璃基板的温度将超过摄氏 1000 度。 与传统的高温多晶硅相 比, 低温多晶硅虽然也需要激光照射工序, 但它采用的是准分子激光作为
膜电路面积更小; 更高的分辨率; 结构筒单、 稳定性更 fl
( MIC )和准分子镭射退火(ELA ) 几种, 其中准分子镭射退火(ELA ) 是 目前使用最为广泛的方法。
ELA制作低温多晶硅的方法是在玻璃上生长一缓冲层, 然后生 13
B曰 硅, 高温去氢后经过 HF预清洗, 再利用 ELA的镭射扫描非晶硅, 娃 受到高温熔化重结晶形成多晶硅。
晶硅晶粒的大小 ( Grain size ) 对多晶硅的电 重要影 响, 在 ELA制程中, 非晶硅受到高温后变成完全熔融 (nearly completely
meits )状态, 然后重结晶形成多晶硅„ 重结晶时会按照低能量向高能量方 向结晶, 低温向高温方向结晶; 所以结晶的起点和方向是凌乱的, 导致晶 粒偏小, 晶粒间晶界 ( Grain boundary )偏多, 就会影响多晶硅的电子迁移
发明内容
因此, 本发明的目的在于提供一种定义多晶硅生长方向的方法, 能够 控制多晶硅形成时的生长方向。
为实现上述目的, 本发明提供了一种定义多晶硅生长方向的方法, 其 包括:
步骤 1、 在基板上形成緩冲层;
步糠 2、 在该緩冲层上形成非晶硅薄膜;
步骤 3、 使该非晶硅薄膜表面形成规律的非晶硅凸起部;
步骤 4、 经由准分子镭射退火使该非晶硅薄膜形成多晶硅。
其中, 该步骤 3包括:
步骤 3.1、 根据欲形成的非晶硅凸起部光刻该非晶硅薄膜;
步糠 3.2、 千法蝕刻该非晶硅薄膜;
步骤 3„3、 剥离光阻„
其中, 该步骤 4 中进行准分子镭射退火前, 对该非晶硅薄膜进行高温 去氢和 HF预清洗处理。
其中, 该缓冲层的材料为氮化硅或二氧化硅。
其中, 该基板为玻璃。
其中, 根据所欲定义的该步骤 4 中所形成的多晶硅的生长方向来预先 设置所述非晶硅凸起部在该非晶硅薄膜表面的分布。
其中, 该緩冲层和非晶硅薄膜分别经由化学气相沉积法形成。
其中, 在该基板和该緩冲层之间还形成有绝缘层。
其中, 该绝缘层的材料为氮化铝, 氮化硼, 氧化铝或氧化镁。
其中, 该绝缘层通过磁控濺射或化学气相沉积法形成。
本发明还提供一种定义多晶硅生长方向的方法, 包括:
步骤 1、 在基板上形成緩冲层;
步骤 2、 在该緩冲层上形成非晶硅薄膜;
步骤 3、 使该非晶硅薄膜表面形成规律的非晶硅凸起部;
步骤 4、 经由准分子镭射退火使该非晶硅薄膜形成多晶硅;
其中, 该步骤 3包括:
步骤 3丄 根据欲形成的非晶硅凸起部光刻该非晶硅薄膜;
步骤 3.2、 千法蚀刻该非晶硅薄膜;
步骤 33、 剥离光阻;
其中, 该步骤 4 中进行准分子镭射退火前, 对该非晶硅薄膜进行高温 去氢和 HF预清洗处理;
其中, 该緩冲层的材料为氮化硅或二氧化硅;
其中, 该基板为玻璃;
其中, 根据所欲定义的该步骤 4 中所形成的多晶硅的生长方向来预先 设置所述非晶硅凸起部在该非晶硅薄膜表面的分布。
该缓冲层和非晶硅薄膜分别经由化学气相沉积法形成。
在该基板和该緩冲层之间还形成有绝缘层。
该绝缘层的材料为氮化铝, 氮化硼, 氧化铝或氧化镁。
该绝缘层通过. 控溅射或化学气相沉积法形成。
本发明定义多晶硅生长方向的方法能够控制多晶硅形成时的生长方 向, 进而可以提高多晶硅晶粒大小。 附图说明
下面结合附图, 通过对本发明的具体实施方式详细描述, 将使本发明 的技术方案及其他有益效果显而易见。
附图中,
图 为本发明定义多晶硅生长方向的方法的流程图;
图 2 为按照本发明定义多晶硅生长方向的方法形成非晶硅薄膜的截面
¾,
图 3 为按照本发明定义多晶硅生长方向的方法刻蚀后的非晶硅薄膜截 面图;
图 4为按照本发明定义多晶硅生长方向的方法进行准分子镭射退火制 程时非晶硅薄膜的截面图;
图 5 为按照本发明定义多晶硅生长方向的方法在非晶硅薄膜中籽晶控 制多晶硅生长方向的截面图。 具体实族方式
参见图 1, 其为本发明定义多晶硅生长方向的方法的流程图。 结合图 2 至图 5 所示的按照本发明定义多晶硅生长方向的方法生长多晶硅的一较 佳实施例, 本发明的定义多晶硅生长方向的方法主要包括:
步骤 1、 在基板 10上形成缓冲层 20; 该基板 10可以为玻璃或者其它 适合的透明材十。
步骤 2、 在该緩冲层 20上形成非晶硅薄膜 30; 该缓冲层 20的材料可 以为氮化石圭或二氧化 , 或者其它适合的材料 =
参见图 2, 其为按照本发明定义多晶硅生长方向的方法形成非晶硅薄 膜的截面图, 基板 10上生长一缓冲层 20, 然后再生长非晶硅薄膜 30, 该 缓沖层 20和非晶硅薄膜 30可以分别经由化学气相沉积法形成, 也可以通 过其它适合的制程来制作。
步骤 3、 使该非晶硅薄膜 30表面形成规律的非晶硅凸起部 40。 该步 骤 3可以包括:
步骤 3.1、 根据欲形成的非晶硅凸起部 40光刻 (photo )该非晶硅薄膜
30;
步骤 3„2、 千法蚀刻 ( dry etching )该非晶硅薄膜 30;
步骤 3.3、 剥离 (stripper )光阻。
参见图 3, 其为按照本发明定义多晶硅生长方向的方法刻蚀后的非晶 硅薄膜截面图。 通过一次光刻 ( hoto ) +干法蚀刻 ( dry etching ) +剥离 ( stripper ) 的制程在非晶硅薄膜 30上形成多个规律的凸起部 40, 也就是 通过千法刻蚀工艺刻蚀掉一部分非晶硅薄膜 30, 则凸起部 40即形成。
具体方式可为, 在非晶硅薄膜 30 上覆一层感光材料, 该层即所谓的 光致抗蚀剂层, 然后使光线通过.掩膜照射于光致抗蚀剂层上使其曝光。 由 于掩膜上具有对应于非晶硅凸起部 40 的图案, 使得部分光线得以穿过掩 膜而照射于光致抗蚀剂层上, 使得光致抗蚀剂层的曝光具有选择性, 借此 将掩膜上的图案复印纸光致抗饯剂层上。 然后, 利用合适的显影液除去部 分光致抗蚀剂, 使得光致抗蚀剂层显现所需要的图案。 接着通过千法蚀刻 将部分非晶硅薄膜 30 去除。 最后, 将剩余的图案化的光致抗蚀剂层全部 去除。
步骤 4、 经由准分子镭射退火使该非晶硅薄膜 30形成多晶硅。 该步骤 4 中进行准分子镭射退火前, 可以对该非晶硅薄膜 30进行高温去氢和 HF 参见图 4及图 5, 图 4为按照本发明定义多晶硅生长方向的方法进行 准分子镭射退火制程时非晶硅薄的截面图, 图 5 为在非晶硅薄膜中籽晶控 制多晶硅生长方向的截面图。 利用激光扫描进行准分子镭射退火的过程 中, 非晶硅薄膜 30 受到高温, 薄区的非晶硅薄膜 30 变成完全熔融 ( nearly completely melts )状态, 非晶硅凸起部 40因厚度偏厚, 所以处于
部分熔融状态, 能量偏低, 非晶硅凸起部 40 未熔融的非晶硅则会如图 5 所示作为多晶硅生长的籽晶控制多晶硅向四周生长形成, 从而实现控制多 晶硅生长方向的目的, 进而可以提高多晶硅晶粒大小。
本发明通过在非晶硅薄膜 30 中形成籽晶, 则多晶硅形成时即会以籽 晶为起点开始生长变大, 从而可控制多晶硅形成时的生长方向, 进而可以 提高多晶硅晶粒大小。 生长多晶硅前, 可以根据所欲定义的所形成的多晶 硅的生长方向来预先设置非晶硅凸起部 40 在该非晶硅薄膜 30表面的分 布, 例如, 非晶硅凸起部 40可以设置为以相同的形状在非晶硅薄膜 30表 非晶硅凸起部 40 的形状和位置等
该绝缘 层的材料可以为氮化铝, 氮化硼, 氧化铝或氧化镁, 或者其它适合的材 料。 该绝缘层可以通过磁控溅射或化学气相沉积法或其它适合的制程形 成。 进而, 本发明的定义多晶硅生长方向的方法可以应用于薄膜晶体管, 阵列基板, 平板显示装置等的制备。
综上所述, 本发明定义多晶硅生长方向的方法能够控制多晶硅形成时 的生长方向, 进而可以提高多晶硅晶粒大小。
以上所述, 对于本领域的普通技术人员来说, 可以根据本发明的技术 方案和技术构思作出其他各种相应的改变和变形, 而所有这些改变和变形 都应属于本发明后附的权利要求的保护范围。
Claims
权 利 要 求 一种定义多晶硅生长方向的方法, 包括:
步骤 1、 在基板上形成緩冲层;
步骤 2、 在该緩沖层上形成非晶硅薄膜;
步骤 3、 使该非晶硅薄膜表面形成规律的非晶硅凸起部;
步骤 4、 经由准分子镭射退火使该非晶硅薄膜形成多晶硅。
2、 如权利要求 1所述的定义多晶硅生长方向的方法, 其中, 该步骤 . 3 包括:
步骤 3.1、 根据欲形成的非晶硅凸起部光刻该非晶硅薄膜;
步糠 3.2、 千法蝕刻该非晶硅薄膜;
步骤 3„3、 剥离光阻„
3、 如权利要求 i所述的定义多晶硅生长方向的方法, 其中, 该步骤 4 中进行准分子镭射退火前, 对该非晶硅薄膜进行高温去氢和 HF预清洗处 理。
4、 如权利要求 所述的定义多晶硅生长方向的方法, 其中, 该缓沖 层的材料为氮化硅或二氧化硅。
5、 如权利要求 1 所述的定义多晶硅生长方向的方法, 其中, 该基板
6、 如权利要求 1 所述的定义多晶硅生长方向的方法, 其中, 根据所 欲定义的该步骤 4 中所形成的多晶硅的生长方向来预先设置所述非晶硅凸 起部在该非晶硅薄膜表面的分布。
7、 如权利要求 1 所述的定义多晶硅生长方向的方法, 其中, 该缓冲 层和非晶硅薄膜分别经由化学气相沉积法形成。
8、 如权利要求 1 所述的定义多晶^:生长方向的方法, 其中, 在该基 板和该緩冲层之间还形成有绝缘层。
9、 如权利要求 8 所述的定义多晶硅生长方向的方法, 其中, 该绝缘 层的材料为氮化铝, 氮化硼, 氧化铝或氧化镁。
10、 如权利要求 8所述的定义多晶硅生长方向的方法, 其中, 该绝缘 层通过.磁控溅射或化学气相沉积法形成。
11、 一种定义多晶硅生长方向的方法, 包括:
步骤 1、 在基板上形成緩冲层;
步糠 2、 在该緩冲层上形成非晶硅薄膜;
步骤 3、 使该非晶硅薄膜表面形成规律的非晶硅凸起部; 步骤 4、 经由准分子镭射退火使该非晶硅薄膜形成多晶硅;
其中, 该步骤 3包括:
步骤 3.1、 根据欲形成的非晶硅凸起部光刻该非晶硅薄膜;
步骤 3,2、 千法蚀刻该非晶硅薄膜;
步骤 3.3、 剥离光阻;
其中, 该步骤 4 中进行准分子镭射退火前, 对该非晶硅薄膜进行高温 去氢和 HF预清洗处理;
其中, 该缓冲层的材料为氮化硅或二氧化硅;
其中, 该基板为玻璃;
其中, 根据所欲定义的该步骤 4 中所形成的多晶硅的生长方向来预先 设置所述非晶硅凸起部在该非晶硅薄膜表面的分布。
12、 如权利要求 11 所述的定义多晶硅生长方向的方法, 其中, 该缓 冲层和非晶硅薄膜分别经由化学气相沉积法形成„
13 , 如权利要求 1 1 所述的定义多晶硅生长方向的方法, 其中, 在该 基板和该緩冲层之间还形成有绝缘层。
14、 如权利要求 13 所述的定义多晶硅生长方向的方法, 其中, 该绝 缘层的材料为氮化铝, 氮化硼, 氧化铝或氧化镁。
15、 如权利要求 13 所述的定义多晶硅生长方向的方法, 其中, 该绝 缘层通过.磁控溅射或化学气相沉积法形成。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/348,873 US9589796B2 (en) | 2013-12-30 | 2014-01-21 | Method of defining poly-silicon growth direction |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310747070.9 | 2013-12-30 | ||
| CN201310747070.9A CN103745916B (zh) | 2013-12-30 | 2013-12-30 | 定义多晶硅生长方向的方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2015100817A1 true WO2015100817A1 (zh) | 2015-07-09 |
Family
ID=50502927
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/CN2014/070963 Ceased WO2015100817A1 (zh) | 2013-12-30 | 2014-01-21 | 定义多晶硅生长方向的方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US9589796B2 (zh) |
| CN (1) | CN103745916B (zh) |
| WO (1) | WO2015100817A1 (zh) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104064451A (zh) * | 2014-07-10 | 2014-09-24 | 深圳市华星光电技术有限公司 | 低温多晶硅的制作方法及使用该方法的tft基板的制作方法与tft基板结构 |
| CN105097669B (zh) * | 2015-07-13 | 2019-05-03 | 深圳市华星光电技术有限公司 | 一种显示面板及其制造方法 |
| CN105088336B (zh) * | 2015-07-24 | 2018-05-18 | 深圳市华星光电技术有限公司 | 一种多晶硅制备装置及方法 |
| CN110875171A (zh) * | 2018-08-31 | 2020-03-10 | 北京北方华创微电子装备有限公司 | 多晶硅功能层的制备方法 |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW452892B (en) * | 2000-08-09 | 2001-09-01 | Lin Jing Wei | Re-crystallization method of polysilicon thin film of thin film transistor |
| CN1501449A (zh) * | 2002-11-12 | 2004-06-02 | 友达光电股份有限公司 | 多晶硅层的制作方法 |
| CN1588621A (zh) * | 2004-07-21 | 2005-03-02 | 友达光电股份有限公司 | 制造多晶硅层的方法 |
| US7235466B2 (en) * | 2002-10-31 | 2007-06-26 | Au Optronics Corporation | Method of fabricating a polysilicon layer |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100291971B1 (ko) * | 1993-10-26 | 2001-10-24 | 야마자끼 순페이 | 기판처리장치및방법과박막반도체디바이스제조방법 |
| US7294535B1 (en) * | 1998-07-15 | 2007-11-13 | Semiconductor Energy Laboratory Co., Ltd. | Crystalline semiconductor thin film, method of fabricating the same, semiconductor device, and method of fabricating the same |
| US6933527B2 (en) * | 2001-12-28 | 2005-08-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and semiconductor device production system |
| US7745822B2 (en) * | 2003-06-27 | 2010-06-29 | Nec Corporation | Thin film transistor and thin film transistor substrate including a polycrystalline semiconductor thin film having a large heat capacity part and a small heat capacity part |
-
2013
- 2013-12-30 CN CN201310747070.9A patent/CN103745916B/zh active Active
-
2014
- 2014-01-21 WO PCT/CN2014/070963 patent/WO2015100817A1/zh not_active Ceased
- 2014-01-21 US US14/348,873 patent/US9589796B2/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW452892B (en) * | 2000-08-09 | 2001-09-01 | Lin Jing Wei | Re-crystallization method of polysilicon thin film of thin film transistor |
| US7235466B2 (en) * | 2002-10-31 | 2007-06-26 | Au Optronics Corporation | Method of fabricating a polysilicon layer |
| CN1501449A (zh) * | 2002-11-12 | 2004-06-02 | 友达光电股份有限公司 | 多晶硅层的制作方法 |
| CN1588621A (zh) * | 2004-07-21 | 2005-03-02 | 友达光电股份有限公司 | 制造多晶硅层的方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103745916A (zh) | 2014-04-23 |
| CN103745916B (zh) | 2017-07-28 |
| US9589796B2 (en) | 2017-03-07 |
| US20150249006A1 (en) | 2015-09-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9437417B2 (en) | Low temperature polycrystalline silicon thin film and method of producing the same, array substrate and display apparatus | |
| KR100785020B1 (ko) | 하부 게이트 박막 트랜지스터 및 그 제조방법 | |
| CN103700695B (zh) | 低温多晶硅薄膜及其制备方法、晶体管 | |
| WO2015090016A1 (zh) | 薄膜晶体管和阵列基板及其各自制备方法、以及显示装置 | |
| CN104064451A (zh) | 低温多晶硅的制作方法及使用该方法的tft基板的制作方法与tft基板结构 | |
| CN105470312A (zh) | 低温多晶硅薄膜晶体管及其制造方法 | |
| WO2015100817A1 (zh) | 定义多晶硅生长方向的方法 | |
| WO2015131495A1 (zh) | 薄膜晶体管及其制备方法、阵列基板及其制备方法、显示装置 | |
| WO2015188594A1 (zh) | 多晶硅层及显示基板的制备方法、显示基板 | |
| CN103730336B (zh) | 定义多晶硅生长方向的方法 | |
| TWI227362B (en) | Liquid crystal display manufacturing process and polysilicon layer forming process | |
| CN105097453A (zh) | 低温多晶硅薄膜、薄膜晶体管及各自制备方法、显示装置 | |
| WO2015192558A1 (zh) | 低温多晶硅薄膜晶体管、其制备方法及阵列基板与显示装置 | |
| WO2015196521A1 (zh) | 定义多晶硅生长方向的方法 | |
| WO2016155215A1 (zh) | 阵列基板的制造方法及制造装置 | |
| WO2018145515A1 (zh) | 薄膜晶体管及其制作方法、显示基板和显示装置 | |
| CN106783532B (zh) | 一种低温多晶硅薄膜的制备方法、薄膜晶体管、阵列基板以及液晶显示面板 | |
| CN108615680B (zh) | 多晶硅层及其制造方法、薄膜晶体管及阵列基板的制造方法 | |
| JP2638868B2 (ja) | 半導体装置の製造方法 | |
| CN106229254A (zh) | 一种多晶硅的制作方法及多晶硅薄膜 | |
| KR100695144B1 (ko) | 단결정 실리콘 기판 및 그 제조방법 | |
| CN107611141A (zh) | 多晶硅基板、薄膜晶体管基板和制作方法 | |
| JPS63196032A (ja) | 半導体薄膜の結晶化方法 | |
| JPH09232584A (ja) | 半導体装置の製造方法 | |
| US9171719B2 (en) | Method of defining poly-silicon growth direction |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WWE | Wipo information: entry into national phase |
Ref document number: 14348873 Country of ref document: US |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14876164 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 14876164 Country of ref document: EP Kind code of ref document: A1 |

