WO2015010364A1 - Unité de registre à décalage, circuit de pilotage de grille et dispositif d'affichage - Google Patents

Unité de registre à décalage, circuit de pilotage de grille et dispositif d'affichage Download PDF

Info

Publication number
WO2015010364A1
WO2015010364A1 PCT/CN2013/084192 CN2013084192W WO2015010364A1 WO 2015010364 A1 WO2015010364 A1 WO 2015010364A1 CN 2013084192 W CN2013084192 W CN 2013084192W WO 2015010364 A1 WO2015010364 A1 WO 2015010364A1
Authority
WO
WIPO (PCT)
Prior art keywords
pull
control node
terminal
transistor
signal
Prior art date
Application number
PCT/CN2013/084192
Other languages
English (en)
Chinese (zh)
Inventor
马磊
Original Assignee
北京京东方光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 北京京东方光电科技有限公司 filed Critical 北京京东方光电科技有限公司
Publication of WO2015010364A1 publication Critical patent/WO2015010364A1/fr

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only

Definitions

  • Shift register unit gate drive circuit and display device
  • the present invention relates to the field of display technologies, and in particular, to a shift register unit, a gate driving circuit, and a display device. Background technique
  • Liquid crystal display has the advantages of low radiation, small volume and low energy consumption, and is widely used in electronic products such as notebook computers, flat-panel TVs and mobile phones.
  • the liquid crystal display is composed of a matrix of pixels arranged in a horizontal direction and a vertical direction.
  • the data driving circuit can sequentially latch the input display data according to the timing of the clock signal, convert it into an analog signal, and input it to the liquid crystal.
  • the data line of the panel, the gate drive circuit can convert the input clock signal into a voltage for controlling the on/off of the pixel through the shift register, and apply it to the gate line of the liquid crystal panel row by row.
  • the existing gate drive circuit often adopts a GOA (gate driver on Array) design to integrate a TFT (Thin Film Transistor) gate switch circuit.
  • the array substrate of the display panel is formed to form a scan driving of the display panel, so that the gate driving integrated circuit portion can be omitted, which can not only reduce the product cost from the material cost and the manufacturing process, but also the display panel can be bilaterally symmetric and Beautiful design with a narrow border.
  • This gate switching circuit integrated on the array substrate using GOA technology is also called a GOA circuit or a shift register circuit.
  • FIG. 2 is an input/output timing diagram of the shift register.
  • the working process of the shift register is: T1 phase, the signal input terminal Input is input with a high level, the thin film transistor M1 is turned on to charge the capacitor C1, and the thin film transistor M3 is turned on to make the output output low level.
  • the clock signal terminal CLK is input to a high level, and the bootstrapping function of the capacitor C1 further raises the gate level of the thin film transistor M3, the thin film transistor M3 is turned on, and the output output is high level;
  • Reset signal reset input high level at this time, thin film transistors M2 and M4 are turned on, the gate level of the thin film transistor M3 and the output level are pulled down to Vss low level;
  • T4 stage the gate of the thin film transistor M3 Level is at Vss Low level, thin film transistor M3 is turned off, and Output output is low level;
  • In stage T5, Input, CLK, and Reset are all input low level, at this time, thin film transistors M1 to M4 are kept off, and Output is output low.
  • the shift register repeats the T4 and T5 phases, which can be referred to as the non-working time of the shift register. It can be seen that during the operation of the shift register, the power in the coupling capacitor of M3 itself is not fully released, which causes noise interference to the output of the signal output, thereby reducing the stability of the G0A circuit, and each shift The bit register contains multiple TFTs, which increases the size of the G0A circuit and the production cost of the product. Summary of the invention
  • Embodiments of the present invention provide a shift register unit, a gate drive circuit, and a display device.
  • the coupling capacitance of the thin film transistor can be reduced, and the noise of the output signal can be reduced.
  • An aspect of an embodiment of the present invention provides a shift register unit, including: an input module, a control module, a reset module, a pull-up module, a pull-down module, and a noise reduction module;
  • the input module is respectively connected to the first signal input end and the pull-up control node, and is configured to control a potential of the pull-up control node according to a signal input by the first signal input end;
  • the control module is respectively connected to the first clock signal end, the second clock signal end, the first voltage end, the pull-up control node and the pull-down control node, and is configured to input a signal according to the first clock signal end a signal input by the second clock signal terminal or a potential of the pull-up control node controls a potential of the pull-down control section, ⁇ ;
  • the reset module is respectively connected to the second signal input end, the first voltage end, the pull-up control node and the pull-down control node, for resetting the upper signal according to the signal input by the second signal input end Pull the control section, the potential;
  • the pull-up module is respectively connected to the first clock signal end, the pull-up control node and the signal output end, and is configured to enable the signal output end to output the first control under the control of the pull-up control node potential a signal at the end of a clock signal;
  • the pull-down module is respectively connected to the first voltage end, the pull-down control node and the signal output end, and is configured to pull down a signal outputted by the signal output terminal to be low under the control of the pull-down control node potential Level
  • the noise reduction module is respectively connected to the first clock signal end and the pull-up control node And a signal output end, configured to output a signal of the first clock signal end through the signal output end.
  • the input module includes: a first transistor having a first pole and a gate connected to the first signal input terminal, and a second pole connected to the pull-up control node.
  • the reset module includes:
  • a second transistor having a first pole connected to the pull-up control node, a gate connected to the second signal input terminal, and a second pole connected to the first voltage terminal;
  • a fifth transistor having a first pole connected to the signal output terminal, a gate connected to the second signal input terminal, and a second pole connected to the first voltage terminal.
  • the pull-down module includes:
  • a third transistor having a first pole connected to the pull-up control node, a gate connected to the pull-down control node, and a second pole connected to the first voltage terminal.
  • the fourth transistor has a first pole connected to the signal output terminal, a gate connected to the pull-down control node, and a second pole connected to the first voltage terminal.
  • the input module includes: a first transistor having a first pole connected to the second voltage terminal, a gate connected to the first signal input terminal, and a second pole connected to the pull-up control node.
  • the reset module includes: a second transistor having a first pole connected to the pull-up control node, a gate connected to the second signal input terminal, and a second pole connected to the third voltage terminal;
  • the pull-down module further includes:
  • a third transistor having a first pole connected to the pull-up control node, a gate connected to the pull-down control node, and a second pole connected to the first voltage terminal.
  • a fourth transistor having a first pole connected to the signal output terminal, a gate connected to the pull-down control node, and a second pole connected to the first voltage terminal;
  • the fifth transistor has a first pole connected to the signal output terminal, a gate connected to the second clock signal terminal, and a second pole connected to the first voltage terminal.
  • control module includes:
  • a sixth transistor having a gate connected to the first clock signal end, a first pole connected to the second clock signal end, and a second pole connected to the pull-down control node;
  • a seventh transistor having a first pole and a gate connected to the second clock signal terminal, and a second pole
  • the pull-down control nodes are connected;
  • the eighth transistor has a first pole connected to the pull-down control node, a gate connected to the pull-up control node, and a second pole connected to the first voltage terminal.
  • the pull-up module includes:
  • a ninth transistor having a first pole connected to the first clock signal terminal, a gate connected to the pull-up control node, and a second pole connected to the signal output end;
  • the noise reduction module includes:
  • the at least one tenth transistor has a first pole connected to the first clock signal end, a gate connected to the pull-up control node, and a second pole connected to the signal output end.
  • Another aspect of an embodiment of the present invention provides a gate driving circuit including a plurality of stages of shift register units as described above.
  • each of the other shift register units is connected to the signal output end of the adjacent shift register unit adjacent thereto;
  • Yet another aspect of an embodiment of the present invention provides a display device including the gate circuit as described above.
  • the present invention provides a shift register unit, a gate drive circuit, and a display device.
  • the shift register unit includes an input module, a control module, a reset module, a pull-up module, a pull-down module, and a noise reduction module.
  • the noise reduction module connected in parallel with the pull-up module can reduce the size of the thin film transistor in the pull-up module. In this way, the coupling capacitance of the thin film transistor in the pull-up module is reduced, thereby reducing the noise of the output signal.
  • 1 is a schematic structural diagram of a shift register unit provided by the prior art
  • 2 is a waveform diagram of signal timing when a shift register unit is provided in the prior art
  • FIG. 3 is a schematic diagram of a circuit connection structure of a shift register unit according to an embodiment of the present invention.
  • FIG. 4 is a schematic structural diagram of a shift register unit according to an embodiment of the present invention
  • FIG. 5 is a schematic structural diagram of another shift register unit according to an embodiment of the present invention. Signal timing waveform diagram when the shift register unit is operating;
  • FIG. 7, FIG. 8, FIG. 9, FIG. 10, FIG. 11 are schematic diagrams showing operation states of a shift register unit according to an embodiment of the present invention.
  • FIG. 12 is a schematic structural diagram of a gate driving circuit according to an embodiment of the present invention. detailed description
  • the transistors used in all the embodiments of the present invention may be thin film transistors or field effect transistors or other devices having the same characteristics. Since the sources and drains of the transistors used herein are symmetrical, the source and the drain are indistinguishable. of. In the embodiment of the present invention, in order to distinguish the two poles except the gate of the transistor, one of the poles is referred to as a source and the other pole is referred to as a drain. In addition, according to the characteristics of the transistor, the transistor can be divided into an N-type transistor or a P-type transistor. In the embodiment of the invention, when the N-type transistor is used, the first pole can be the source, and the second pole can be the drain.
  • the transistors used in the embodiments of the present invention may be either N-type transistors or P-type transistors. In the following embodiments, the description is made by taking the transistors as N-type transistors as an example. It is conceivable that the timing of the driving signals needs to be adjusted correspondingly when the P-type transistors are used.
  • An embodiment of the present invention provides a shift register unit, as shown in FIG. 3, which may include: an input module 10, a control module 20, a reset module 30, a pull-up module 40, a pull-down module 50, and noise reduction.
  • the input module 10 can be respectively connected to the first signal input terminal Input and the pull-up control node PU for controlling the potential of the pull-up control node PU according to the signal input by the first signal input terminal Input. For example, when the signal input from the first signal input terminal Input is at a high level, the potential of the pull-up control node PU is pulled high.
  • the control module 20 can be respectively connected to the first clock signal terminal CLK and the second clock signal terminal
  • the pull-up control node PU for inputting a signal according to the first clock signal terminal CLK, a signal input by the second clock signal terminal CLKB, or a potential of the pull-up control node PU
  • the potential of the pull-down control node PD is controlled. It should be noted that the signal periods input by the first clock signal terminal CLK and the second clock signal terminal CLKB are in the same phase.
  • the pull-up control node PU refers to a circuit node for controlling the pull-up module to be turned on or off
  • the pull-down control node PD refers to a circuit node for controlling the pull-down module to be turned on or off.
  • the reset module 30 can be respectively connected to the second signal input terminal Reset, the first voltage terminal VI, the pull-up control node PU and the pull-down control node PD for resetting the pull-up control node PU according to the signal input by the second signal input terminal Reset. Potential.
  • the pull-up module 40 can be respectively connected to the first clock signal terminal CLK, the pull-up control node PU and the signal output terminal Output for outputting the signal output terminal Output to the first clock signal terminal CLK under the control of the pull-up control node PU potential
  • the signal thus causes the shift register unit to output a drive signal.
  • the pull-down module 50 can respectively connect the first voltage terminal VI, the pull-down control node PD and the signal output terminal Output, and is used to pull down the signal outputted by the signal output terminal to a low level under the control of the pull-down control node PD potential.
  • the noise reduction module 60 can be respectively connected to the first clock signal terminal CLK, the pull-up control node PU and the signal output terminal Output for outputting the signal of the first clock signal terminal CLK through the signal output terminal Output, thereby reducing the output of the pull-up module 40.
  • the noise of the signal can be respectively connected to the first clock signal terminal CLK, the pull-up control node PU and the signal output terminal Output for outputting the signal of the first clock signal terminal CLK through the signal output terminal Output, thereby reducing the output of the pull-up module 40. The noise of the signal.
  • the present invention provides a shift register unit, which includes an input module, a control module, a reset module, a pull-up module, a pull-down module, and a noise reduction module, and the noise reduction module connected in parallel with the pull-up module can
  • the size of the thin film transistor in the pull-up module is reduced, which reduces the coupling capacitance of the thin film transistor in the pull-up module, thereby reducing the noise of the output signal.
  • the first voltage terminal VI may be a ground terminal, or the first voltage terminal VI may input a low level VSS or VGL. In the embodiment of the present invention, as shown in FIG. 4, the description is made by taking the first voltage terminal VI input low level VSS as an example.
  • the input module 10 may include: a first transistor M1 having a first pole and a gate connected to the first signal input terminal, and a second pole connected to the pull-up control node PU.
  • a first transistor M1 having a first pole and a gate connected to the first signal input terminal
  • a second pole connected to the pull-up control node PU.
  • the reset module 30 may include: a second transistor M2 and a fifth transistor M5.
  • the first transistor of the second transistor M2 is connected to the pull-up control node PU, the gate is connected to the second signal input terminal, and the second electrode is connected to the first voltage terminal VI.
  • the first transistor of the fifth transistor M5 is connected to the output terminal Output, the gate is connected to the second signal input terminal, and the second electrode is connected to the first voltage terminal VI.
  • the second transistor M2 and the fifth transistor M5 can reset the potential of the pull-up control node PU and the signal output terminal according to the reset signal input by the second signal input terminal.
  • the pull-down module 50 may include: a third transistor M3 and a fourth transistor M4.
  • the first transistor of the third transistor M3 is connected to the pull-up control node PU, the gate is connected to the pull-down control node PD, and the second pole is connected to the first voltage terminal VI.
  • the first pole of the fourth transistor M4 is connected to the signal output terminal Output, the gate is connected to the pull-down control node PD, and the second pole is connected to the first voltage terminal VI.
  • the pull-up control node PU when the pull-up control node PU is at a high level, the pull-down control node PD is at a low level, and the third transistor M3 and the fourth transistor M4 are in an off state to ensure the output of the PU node and the Output point; when the pull-up control When the node PU is at a low level, the pull-down control node PD is at a high level, and when the second clock signal terminal CLKB is input to a high level, the signal output from the signal output terminal Output is pulled down through the third transistor M3 and the fourth transistor M4. Level, so as to better avoid the following faults: the signal output terminal becomes high level under the action of other interference signals, and the row line of the gate line controlled by it is turned on under the action of the high level, eventually causing the gate line Open the error.
  • the input module 10 may include:
  • the first transistor M1 has a first pole connected to the second voltage terminal V2, a gate connected to the first signal input terminal Input, and a second pole connected to the pull-up control node PU. In this way, through the first The transistor M1 can control the potential of the pull-up control node PU according to the signal input by the first signal input terminal Input.
  • the reset module 30 may include: a second transistor M2 having a first pole connected to the pull-up control node PU, a gate connected to the second signal input terminal, and a second pole connected to the first voltage terminal VI. In this way, the potential of the pull-up control node PU can be reset by the second transistor M2 according to the reset signal input by the second signal input terminal.
  • the low voltage VGL is input to the first voltage terminal VI, and the second voltage terminal V2 is input to the high level VDD and the third voltage terminal V3 is input low.
  • the level VSS is taken as an example for explanation.
  • the pull-down module 50 may include: a third transistor M3, a fourth transistor
  • the first transistor of the third transistor M3 is connected to the pull-up control node PU, the gate is connected to the pull-down control node PD, and the second pole is connected to the first voltage terminal VI.
  • the first pole of the fourth transistor M4 is connected to the signal output terminal Output, the gate is connected to the pull-down control node PD, and the second pole is connected to the first voltage terminal VI.
  • the first transistor of the fifth transistor M5 is connected to the signal output terminal Output, the gate is connected to the second clock signal terminal CLKB, and the second electrode is connected to the first voltage terminal VI.
  • the pull-up control node PU when the pull-up control node PU is at a low level, the pull-down control node PD is at a high level, and the second clock signal terminal CLKB is input to a high level, passes through the third transistor M3, the fourth transistor M4, and the fifth transistor.
  • M5 can pull down the signal output from the output of the signal output to a low level, so as to better avoid the following faults:
  • the output of the signal output becomes high level under the action of other interference signals, and makes one line controlled by it.
  • the gate line is turned on under the high level, which eventually causes the gate line to open incorrectly.
  • the signal output ends of the shift register units of each stage output signals from top to bottom and control the gate lines of each row to be sequentially turned on under the action of a high level, thereby performing progressive scan on each row of gate lines.
  • the signal output terminals of the shift register units of each stage can not only scan the row-by-row lines of the row lines from the top-down output signal, but also scan the row-by-row lines from bottom to top.
  • the shift register units of each stage can perform progressive scan of each row of gate lines from top to bottom, when the first signal input terminal Input and second in FIG.
  • the shift register units of each stage can output signals from bottom to top and gate lines of each row. Perform a progressive scan so that a two-way scan can be achieved. Therefore, each row of gate lines can be scanned in different directions by changing the input signal of the shift register unit and the potential of the connection voltage, and those skilled in the art can adjust them according to specific conditions.
  • control module 20 may include: a sixth transistor M6, a seventh transistor M7, and an eighth transistor M8.
  • the gate of the sixth transistor M6 is connected to the first clock signal terminal CLK, the first electrode thereof is connected to the second clock signal terminal CLKB, and the second electrode is connected to the pull-down control node PD.
  • the first transistor and the gate of the seventh transistor M7 are connected to the second clock signal terminal CLKB, and the second electrode is connected to the pull-down control node PD.
  • the first transistor of the eighth transistor M8 is connected to the pull-down control node PD, the gate is connected to the pull-up control node PU, and the second pole is connected to the first voltage terminal VI.
  • the signal input from the first clock signal terminal CLK, the signal input from the second clock signal terminal CLKB, or the potential of the pull-up control node PU can be The potential of the pull-down control node PD is controlled.
  • the pull-up module 40 may include: a ninth transistor M9 and a capacitor Cl.
  • the first pole of the ninth transistor M9 is connected to the first clock signal terminal CLK, the gate is connected to the pull-up control node PU, and the second pole is connected to the signal output terminal Output.
  • the capacitor C1 is connected between the gate of the ninth transistor M9 and the second pole.
  • the signal output from the signal output terminal can be pulled up to a high level under the control of the pull-up control node potential.
  • the function of the pull-up module 40 is to make the gate of the signal output terminal output after the pre-charging of the capacitor C1 and the first clock signal CLK is at a high level for half a clock cycle. High level signal.
  • the noise reduction module 60 may include: at least one tenth transistor M10, the first pole is connected to the first clock signal terminal CLK, the gate is connected to the pull-up control node PU, and the second pole Connected to the signal output Output.
  • the noise reduction module 60 may also be a plurality of transistors connected in the same manner as the tenth transistor M10.
  • the noise reduction module in FIG. 4 or FIG. 5 includes only one tenth transistor M10 as an example.
  • the description of the noise reduction module of other structures is no longer here - for example, but it should be within the scope of the invention.
  • the noise reduction module 60 is configured to output the output through the signal output terminal A signal of the clock signal terminal CLK, thereby reducing the noise of the output signal of the pull-up module 40.
  • the tenth transistor M10 and the ninth transistor M9 of the pull-up module 40 are connected in a connection manner as shown in FIG. 4 or FIG.
  • the size of the tenth transistor M10 does not need to be large, and
  • the coupling capacitance of the ten-transistor M10 and the ninth transistor M9 is smaller than the coupling capacitance of the ninth transistor M9, thereby reducing the influence of the coupling capacitance of the ninth transistor M9, thereby reducing the noise of the output signal of the pull-up module 40;
  • the use of a shift register to implement GOA is mainly to make the display device have a narrow bezel. Therefore, the number of transistors in each shift register unit is very critical, and the smaller the number of transistors used, the easier it is to implement a narrow bezel.
  • by increasing the scheme of the transistor it is verified by experiments that the size of the transistor in the output module can be reduced, thereby implementing the noise reduction function.
  • the T1 phase is the charging phase of capacitor C1 in the shift register.
  • the ninth transistor M9 and the tenth transistor M10 are turned on when the pull-up control node PU is at a high level, and output a high level on the first clock signal terminal CLK to the signal output terminal Output, and then the signal output terminal Output
  • the high level is output to a row of gate lines corresponding to the shift register unit, so that all thin film transistors on the row gate line in the display area of the liquid crystal panel are turned on, and the data line starts to write signals.
  • the T2 phase is the phase in which the shift register outputs a high level.
  • the second transistor M2 is turned on.
  • the pull-up control node PU is pulled low to VSS.
  • the second clock signal terminal CLKB 1
  • the fifth transistor M5 and the seventh transistor M7 are turned on.
  • the signal output terminal Output is pulled low to the low level VGL, so that the signal output terminal Output outputs a low level; after the seventh transistor M7 is turned on, the pull-down control node PD is pulled high (at this time, the pull-up is performed) The control node PU is low, so the eighth transistor M8 is turned off).
  • the pull-down control node PD is at a high level, the third transistor M3 and the fourth transistor M4 are turned on, the third transistor M3 is turned on to pull the pull-up control node PU down to VGL, and the fourth transistor M4 is turned on to output a signal. The output is pulled low to VGL.
  • the third transistor M3 and the fourth transistor M4 can be turned on at the same time, and finally the signal output terminal Output can be outputted low level, when one of the two thin film transistors is damaged, the other can still maintain the signal output end.
  • Output output low level this setting plays the role of double insurance, which can better avoid the following faults:
  • the output of the signal output becomes high level under the action of other interference signals, and makes a row of gates controlled by it.
  • the line is turned on under the high level, which eventually causes the gate line to open incorrectly.
  • the third transistor M3 and the fourth transistor M4 remain turned on.
  • the third transistor M3 is turned on to pull the pull-up control node PU down to VGL
  • the fourth transistor M4 is turned on to pull the signal output terminal down to VGL, thus avoiding the following faults:
  • the signal output terminal becomes high level under the action of other interference signals, and the row line of the gate line controlled by it is turned on under the action of the high level, which eventually causes the grid line to open incorrectly.
  • the shift register unit repeats the T4 and T5 phases, which may be referred to as the non-working time of the shift register unit.
  • the Tl ⁇ T3 phase can be referred to as the working time of the shift register unit.
  • the size of the ninth transistor M9 in the pull-up module can be reduced by the noise reduction of the tenth transistor M10, and when the size of the tenth transistor M10 is not required
  • the coupling capacitance of the two transistors connected in parallel is still smaller than the coupling capacitance of the ninth transistor ⁇ 9 when the noise reduction module is not connected, thereby reducing the influence of the coupling capacitance of the ninth transistor ⁇ 9 on the output signal, thereby Reduce the noise of the output signal.
  • Embodiments of the present invention provide a gate driving circuit, as shown in FIG. 12, including a plurality of stages of shift register units as described above.
  • each row of the shift register unit SR outputs a row scan signal G;
  • each shift register unit has a first clock signal CLK input and a second clock signal CLKB input;
  • the second clock signal CLKB The first clock signal CLK has a phase difference of 180 degrees, and the first clock signal CLK and the second clock signal CLKB both output a high level for half of the respective duty cycles, and the other half outputs a low level.
  • VGH can be VDD and VGL can be VSS.
  • the first signal input terminal G(N1) of each of the other shift register units is connected to the signal output terminal Output of the adjacent upper shift register unit except the last stage shift.
  • the signal output terminal Output of each of the remaining shift register units is connected to the first signal input terminal G(N1) of the adjacent next-stage shift register unit.
  • the first signal input terminal G(N1) of the first stage shift register unit SR0 may input the frame start signal STV; the second signal input terminal G (N of the last stage shift register unit SRn) +1)
  • the reset signal RST or the reset signal RST of the output signal Output (Gn) of the last stage shift register unit SRn can be input.
  • the present invention provides a gate drive circuit.
  • the gate driving circuit comprises a level shift register unit, the shift register unit comprises an input module, a control module, a reset module, a pull-up module, a pull-down module and a noise reduction module, and the noise reduction module is connected in parallel with the pull-up module
  • the size of the thin film transistor in the pull-up module can be reduced, which reduces the coupling capacitance of the thin film transistor in the pull-up module, thereby reducing the noise of the output signal.
  • Embodiments of the present invention also provide a display device including the gate drive circuit as described above.
  • the present invention provides a display device.
  • the display device includes a gate driving circuit including a level shift register unit, the shift register unit including an input module, a control module, a reset module, a pull-up module, a pull-down module, and a noise reduction module,
  • the noise reduction module in parallel with the pull-up module can reduce the size of the thin film transistor in the pull-up module, thereby reducing the coupling capacitance of the thin film transistor in the pull-up module, thereby reducing the noise of the output signal.

Landscapes

  • Shift Register Type Memory (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

La présente invention se rapporte au domaine technique des technologies d'affichage. L'invention concerne une unité de registre à décalage, un circuit de pilotage de grille et un dispositif d'affichage. La présente invention peut réduire la capacité de couplage de transistors en couches minces et le bruit de signaux de sortie. L'unité de registre à décalage comprend un module d'entrée, un module de commande, un module de réinitialisation, un module à excursion haute, un module à excursion basse et un module de réduction de bruit. Des modes de réalisation de la présente invention sont utilisés pour mettre en œuvre une pilotage de balayage.
PCT/CN2013/084192 2013-07-22 2013-09-25 Unité de registre à décalage, circuit de pilotage de grille et dispositif d'affichage WO2015010364A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201310308994.9A CN103413531B (zh) 2013-07-22 2013-07-22 一种移位寄存器单元、栅极驱动电路及显示器件
CN201310308994.9 2013-07-22

Publications (1)

Publication Number Publication Date
WO2015010364A1 true WO2015010364A1 (fr) 2015-01-29

Family

ID=49606534

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2013/084192 WO2015010364A1 (fr) 2013-07-22 2013-09-25 Unité de registre à décalage, circuit de pilotage de grille et dispositif d'affichage

Country Status (2)

Country Link
CN (1) CN103413531B (fr)
WO (1) WO2015010364A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3355295A4 (fr) * 2015-09-23 2019-03-20 Boe Technology Group Co. Ltd. Unité de goa, circuit de pilotage de grille et dispositif d'affichage
US11127336B2 (en) 2015-09-23 2021-09-21 Boe Technology Group Co., Ltd. Gate on array (GOA) unit, gate driver circuit and display device

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103700355B (zh) 2013-12-20 2016-05-04 京东方科技集团股份有限公司 一种移位寄存器单元、栅极驱动电路及显示器件
CN103996370B (zh) * 2014-05-30 2017-01-25 京东方科技集团股份有限公司 移位寄存器单元、栅极驱动电路、显示装置及驱动方法
CN104167192B (zh) * 2014-07-22 2017-01-18 京东方科技集团股份有限公司 一种移位寄存器单元、栅极驱动电路及显示器件
CN104282283B (zh) * 2014-10-21 2016-09-28 重庆京东方光电科技有限公司 一种移位寄存器单元、栅极驱动电路及显示装置
CN104299590B (zh) * 2014-10-30 2016-08-24 京东方科技集团股份有限公司 一种移位寄存器、其驱动方法、栅极驱动电路及显示装置
CN104537980B (zh) * 2015-02-03 2017-03-29 京东方科技集团股份有限公司 一种移位寄存器及其驱动方法、栅极驱动电路、显示装置
CN104810058B (zh) * 2015-05-13 2018-04-06 京东方科技集团股份有限公司 移位寄存器及其驱动方法、栅极驱动电路和显示装置
CN104883181B (zh) * 2015-06-10 2018-03-16 京东方科技集团股份有限公司 或非门电路、移位寄存器、阵列基板及显示装置
CN104867472B (zh) * 2015-06-15 2017-10-17 合肥京东方光电科技有限公司 一种移位寄存器单元、栅极驱动电路和显示装置
CN105185345B (zh) * 2015-10-23 2018-09-07 京东方科技集团股份有限公司 一种栅极驱动电路及其驱动方法、显示面板
CN105374314B (zh) * 2015-12-24 2018-01-19 京东方科技集团股份有限公司 移位寄存单元及其驱动方法、栅极驱动电路和显示装置
CN106057131B (zh) * 2016-05-27 2018-11-23 武汉华星光电技术有限公司 扫描驱动电路及具有该电路的平面显示装置
CN106991958B (zh) * 2017-06-09 2020-07-17 京东方科技集团股份有限公司 移位寄存器单元及其驱动方法、栅极驱动电路及显示装置
CN107154234B (zh) 2017-07-20 2020-01-21 京东方科技集团股份有限公司 移位寄存器单元、驱动方法、栅极驱动电路和显示装置
CN109545164B (zh) 2019-01-02 2021-04-09 合肥京东方显示技术有限公司 移位寄存器单元及其驱动方法、栅极驱动电路和显示装置
CN110599978B (zh) * 2019-09-19 2021-11-05 京东方科技集团股份有限公司 移位寄存器、栅极驱动电路及显示装置
CN111627486B (zh) * 2020-06-18 2022-04-12 武汉京东方光电科技有限公司 一种移位寄存器、其驱动方法、驱动电路
CN113990378B (zh) * 2021-10-29 2022-09-09 福州京东方光电科技有限公司 移位寄存器及其驱动方法、栅极驱动电路、显示装置
CN116168660B (zh) * 2023-04-26 2023-08-08 惠科股份有限公司 显示面板的驱动电路、显示装置和驱动方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102708925A (zh) * 2011-05-26 2012-10-03 京东方科技集团股份有限公司 薄膜晶体管移位寄存器及其应用方法
US20130027377A1 (en) * 2011-07-29 2013-01-31 Jin-Wook Yang Gate driver and display device including the same
CN102945657A (zh) * 2012-10-29 2013-02-27 京东方科技集团股份有限公司 移位寄存器单元、栅极驱动电路、阵列基板和显示装置
CN102956213A (zh) * 2012-10-16 2013-03-06 北京京东方光电科技有限公司 一种移位寄存器单元及阵列基板栅极驱动装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7486269B2 (en) * 2003-07-09 2009-02-03 Samsung Electronics Co., Ltd. Shift register, scan driving circuit and display apparatus having the same
JP5473408B2 (ja) * 2009-05-29 2014-04-16 株式会社ジャパンディスプレイ ゲート信号線駆動回路及び表示装置
CN102237029B (zh) * 2010-04-23 2013-05-29 北京京东方光电科技有限公司 移位寄存器、液晶显示器栅极驱动装置和数据线驱动装置
CN102654969B (zh) * 2011-12-31 2013-07-24 京东方科技集团股份有限公司 移位寄存器单元、移位寄存器电路、阵列基板及显示器件
CN103021358B (zh) * 2012-12-07 2015-02-11 京东方科技集团股份有限公司 一种移位寄存器单元、栅极驱动电路及显示器件

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102708925A (zh) * 2011-05-26 2012-10-03 京东方科技集团股份有限公司 薄膜晶体管移位寄存器及其应用方法
US20130027377A1 (en) * 2011-07-29 2013-01-31 Jin-Wook Yang Gate driver and display device including the same
CN102956213A (zh) * 2012-10-16 2013-03-06 北京京东方光电科技有限公司 一种移位寄存器单元及阵列基板栅极驱动装置
CN102945657A (zh) * 2012-10-29 2013-02-27 京东方科技集团股份有限公司 移位寄存器单元、栅极驱动电路、阵列基板和显示装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3355295A4 (fr) * 2015-09-23 2019-03-20 Boe Technology Group Co. Ltd. Unité de goa, circuit de pilotage de grille et dispositif d'affichage
US11127336B2 (en) 2015-09-23 2021-09-21 Boe Technology Group Co., Ltd. Gate on array (GOA) unit, gate driver circuit and display device

Also Published As

Publication number Publication date
CN103413531A (zh) 2013-11-27
CN103413531B (zh) 2015-12-09

Similar Documents

Publication Publication Date Title
WO2015010364A1 (fr) Unité de registre à décalage, circuit de pilotage de grille et dispositif d'affichage
JP6328153B2 (ja) シフトレジスタ、表示装置、ゲート駆動回路及び駆動方法
WO2020024641A1 (fr) Unité de registre à décalage et procédé d'attaque correspondant, circuit d'attaque de grille et dispositif d'affichage
US9613578B2 (en) Shift register unit, gate driving circuit and display device
US9865211B2 (en) Shift register unit, gate driving circuit and display device
WO2017028488A1 (fr) Unité registre à décalage, procédé de pilotage associé, dispositif de pilotage de grille et dispositif d'affichage
CN103714792B (zh) 一种移位寄存器单元、栅极驱动电路及显示装置
US9558843B2 (en) Shift register unit, gate driving circuit, and display device comprising the same
JP6800310B2 (ja) Ｇｏａ回路
WO2017067300A1 (fr) Circuit de pilotage de grille, procédé de pilotage associé et panneau d'affichage
CN102930812B (zh) 移位寄存器、栅线集成驱动电路、阵列基板及显示器
JP2023101512A (ja) シフトレジスタユニット、ゲート駆動回路、及び表示装置
WO2016145780A1 (fr) Unité de registre à décalage et son procédé de commande, circuit d'attaque de grille et appareil d'affichage
WO2017107285A1 (fr) Circuit de goa pour un panneau d'affichage à cristaux liquides à cadran étroit
WO2016119357A1 (fr) Circuit de goa et son procédé de pilotage, panneau d'affichage et dispositif d'affichage
WO2016155205A1 (fr) Registre à décalage, circuit de commande de grille, dispositif d'affichage et procédé de commande de grille
WO2016070543A1 (fr) Unité de registre à décalage, circuit d'attaque de grille et dispositif d'affichage
WO2017206542A1 (fr) Registre à décalage et procédé d'utilisation associé, circuit de commande de grille et dispositif d'affichage
CN104240765B (zh) 移位寄存器单元及驱动方法、栅极驱动电路及显示装置
WO2017096658A1 (fr) Circuit goa à base de transistor à couches minces à semi-conducteurs en ltps
WO2015014026A1 (fr) Unité à registre à décalage, procédé de commande associé, circuit de commande de grille et dispositif d'affichage
WO2016161768A1 (fr) Unité de registre à décalage, circuit d'attaque, procédé de commande, substrat en réseau, et dispositif d'affichage
WO2013131381A1 (fr) Unité registre de décalage, circuit registre de décalage, substrat de matrice et dispositif d'affichage
WO2015003444A1 (fr) Unité d'enregistreur de décalage, circuit de commande de grille et dispositif d'affichage
CN104252853A (zh) 移位寄存器单元及驱动方法、栅极驱动电路及显示器件

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13890052

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13890052

Country of ref document: EP

Kind code of ref document: A1