WO2013056611A1 - 像素结构及其控制方法以及显示面板 - Google Patents

像素结构及其控制方法以及显示面板 Download PDF

Info

Publication number
WO2013056611A1
WO2013056611A1 PCT/CN2012/081607 CN2012081607W WO2013056611A1 WO 2013056611 A1 WO2013056611 A1 WO 2013056611A1 CN 2012081607 W CN2012081607 W CN 2012081607W WO 2013056611 A1 WO2013056611 A1 WO 2013056611A1
Authority
WO
WIPO (PCT)
Prior art keywords
sub
pixel
pixels
thin film
film transistor
Prior art date
Application number
PCT/CN2012/081607
Other languages
English (en)
French (fr)
Inventor
武延兵
Original Assignee
京东方科技集团股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司 filed Critical 京东方科技集团股份有限公司
Priority to US13/703,576 priority Critical patent/US9818368B2/en
Priority to EP12791416.6A priority patent/EP2620810B1/en
Priority to KR1020127032309A priority patent/KR101434229B1/ko
Priority to JP2014536099A priority patent/JP6240079B2/ja
Publication of WO2013056611A1 publication Critical patent/WO2013056611A1/zh

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B30/00—Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images
    • G02B30/20—Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images by providing first and second parallax images to an observer's left and right eyes
    • G02B30/22—Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images by providing first and second parallax images to an observer's left and right eyes of the stereoscopic type
    • G02B30/25—Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images by providing first and second parallax images to an observer's left and right eyes of the stereoscopic type using polarisation techniques
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B30/00—Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images
    • G02B30/20—Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images by providing first and second parallax images to an observer's left and right eyes
    • G02B30/22—Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images by providing first and second parallax images to an observer's left and right eyes of the stereoscopic type
    • G02B30/24—Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images by providing first and second parallax images to an observer's left and right eyes of the stereoscopic type involving temporal multiplexing, e.g. using sequentially activated left and right shutters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/001—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background
    • G09G3/003—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background to produce spatial visual effects
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3659—Control of matrices with row and column drivers using an active matrix the addressing of the pixel involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependant on signal of two data electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00—Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/30—Image reproducers
    • H04N13/332—Displays for viewing with the aid of special glasses or head-mounted displays [HMD]
    • H04N13/337—Displays for viewing with the aid of special glasses or head-mounted displays [HMD] using polarisation multiplexing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00—Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/30—Image reproducers
    • H04N13/356—Image reproducers having separate monoscopic and stereoscopic modes
    • H04N13/359—Switching between monoscopic and stereoscopic modes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134345—Subdivided pixels, e.g. for grey scale or redundancy
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G09G2300/0443—Pixel structures with several sub-pixels for the same colour in a pixel, not specifically used to display gradations

Definitions

  • Embodiments of the present invention relate to a pixel structure for a stereoscopic display device and a control method thereof, and a display panel including the pixel structure. Background technique
  • Stereoscopic display has become a major trend in the display field.
  • the basic principle of stereoscopic display is to use the parallax to create a stereoscopic effect, even if the left eye of the person sees the left eye picture and the right eye sees the right eye picture.
  • the left and right eye images here are stereoscopic image pairs with parallax.
  • One way to achieve stereoscopic experience is to use a serial display. That is, at the first moment, the display displays the left eye image. At this time, only the viewer's left eye sees the display screen. At the second moment, the display displays the right eye image. Let the viewer's right eye see the display screen, and use the persistence of the image in the retina of the human eye to make people feel that the left and right eyes simultaneously see the left and right eye images, thereby generating a three-dimensional feeling.
  • Another method for realizing stereoscopic feeling is parallel display, that is, at the same time, a part of pixels on the display displays the content of the left eye picture, and some pixels display the content of the right eye picture, and the display of a part of the pixels is only performed by means of grating, polarized glasses, or the like. It can be seen by the right eye, and the other part can only be seen by the left eye, resulting in a three-dimensional feeling.
  • Polarized glasses stereoscopic display is a mainstream technology in the field of stereoscopic display.
  • the basic structure of this technology is to install a device that can adjust the polarization direction of the outgoing light in front of the display panel.
  • the device can be a pattern retarder, a liquid crystal cell, or other device that can adjust the polarization of the exiting light from different pixels.
  • the principle of the phase difference plate stereo display is shown in Figure 2. On the display panel, the right eye image and the left eye image are displayed separately in an interlaced manner, and a phase difference plate is placed in front of the display panel, wherein a line of ⁇ / 2 delay and a line of zero delay are repeated, so that ⁇ / 2 is delayed.
  • the polarization direction of the emitted light of the pixel is rotated by 90. . Therefore, wearing polarized glasses with orthogonal polarization directions of the left and right eyes, the right eye can only see the light emitted by the right eye pixel, and the left eye can only see the light emitted by the left eye pixel, thereby generating a stereoscopic effect.
  • phase difference plate In the stereoscopic display of several types of polarized glasses, the technique of using a phase difference plate is most favored. Its basic structure is to attach a phase difference plate precisely on the display panel, using different phase difference plates. The regions produce different phase delays such that light from different pixels exits in different polarization directions. The viewer can see the 3D effect through the polarized glasses.
  • Fig. 3 illustrates the principle that the viewing angle is limited.
  • a is the height of the pixel display area
  • b is the width of the vertical direction black matrix (BM)
  • h is the distance from the phase difference plate to the display panel
  • c is the width of a stripe on the phase difference plate
  • ⁇ is 3D
  • p is the pixel size
  • p a + b
  • p is a fixed value.
  • only the d region is the region where a good 3D effect can be obtained, where the key parameter is the angle ⁇ .
  • the design of the active black matrix (Active BM) has thus been proposed, as shown in Fig. 4(b). Different from the ordinary pixel structure shown in FIG. 4( a ), in the active black matrix structure of FIG. 4 ( b ), the original one sub-pixel is divided into upper and lower parts (for convenience of reference, they are respectively referred to as A in this paper). Part and Part B) are separately controlled.
  • the A and B pixels display the same content; in the 3D display mode, the B pixel is displayed as black, which is equivalent to widening the BM width (b) of the original pixel, thereby The 3D viewing angle can be expanded 6 .
  • the control method of the existing active black matrix display panel is to control the B part as a separate pixel, which requires double the gate line of the original display panel and double the data line, thus causing control cost and The difficulty has increased dramatically.
  • An embodiment of the present invention provides a pixel structure including a plurality of sub-pixels, and a plurality of gate lines and a plurality of data lines crossing each other, wherein the gate lines include a plurality of first gate lines and a plurality of strips a second gate line, each of the sub-pixels includes a first portion and a second portion, and each of the sub-pixels includes a first thin film transistor and a second thin film transistor, the first portion being connected to the corresponding data line through the first thin film transistor a gate of the first thin film transistor is connected to a corresponding first gate line, and the first portion and the second portion of each sub-pixel are connected to each other through the second thin film transistor, and A gate of the second thin film transistor is connected to a corresponding second gate line.
  • Another embodiment of the present invention provides a control method for the above pixel structure, including: providing a high level through a second gate line to turn on a second thin film transistor in each sub-pixel in a planar display mode Causing a first portion and a second portion of each of the sub-pixels to display the same content input from the data line; when switching from the planar display mode to the stereoscopic display mode, providing a black image through the data line, such that each of the The first portion and the second portion of the sub-pixels are shown as black; and in the stereoscopic display mode, a low level is provided through the second gate line to turn off the second thin film transistor in each of the sub-pixels, such that A first portion of each of the sub-pixels displays content input from a data line while the second portion remains displayed as black.
  • a further embodiment of the present invention provides a display panel including the above pixel structure, wherein the plurality of sub-pixels are arranged in a matrix, and the first portion and the second portion of the plurality of sub-pixels are arranged in a row And the row composed of the first portion and the row composed of the second portion are alternately arranged.
  • FIG. 1 is a schematic diagram of a pixel structure in accordance with an embodiment of the present invention.
  • FIG. 2 is a view illustrating a stereoscopic display by a phase difference plate in the prior art
  • Figure 3 is a view illustrating a stereoscopic display angle limitation in the prior art
  • Figure 4 (a) is a schematic diagram of a conventional pixel structure in the prior art
  • 4(b) is a schematic diagram of an active black matrix pixel structure in the prior art. detailed description
  • a plurality of sub-pixels 1 are included in a pixel structure in accordance with an embodiment of the present invention. Every The sub-pixel 1 includes two portions, a first portion (A portion) and a second portion (B portion), and is configured with a first thin film transistor (TFT) T1 and a second thin film transistor T2.
  • the pixel structure further includes a plurality of data lines (Vdl/Vd2) and a plurality of gate lines (VGal/VGa2/VGbl/VGb2) crossing each other.
  • the gate line includes a first gate line VGal/VGa2 and a second gate line VGbl/VGb2.
  • the first portion (Part A) is connected to the corresponding data line Vdl/Vd2 through the first TFT (for example, the source of the first TFT is connected to the data line, and the drain of the second TFT is connected to the first portion), the first thin film transistor
  • the gate of (TFT) is connected to the corresponding first gate line VGal/VGa2.
  • the second portion (Part B) is connected to the first portion (Part A) through the second TFT (for example, the source of the second TFT is connected to the first portion, and the drain of the second TFT is connected to the second portion), the second TFT
  • the gate is connected to the corresponding second gate line VGbl/VGb2. All of the second gate lines VGbl/VGb2 for the second portion (Part B) can be connected by line C.
  • the first portion and the second portion of the sub-pixel comprise pixel electrodes, respectively.
  • the pixel electrode of the first portion is connected to the data line through the first TFT
  • the pixel electrode of the second portion is connected to the pixel electrode of the first portion through the second TFT.
  • the pixel electrode serves as a driving electrode of the pixel, and can drive each portion of the corresponding pixel to display an image or display black. Therefore, the pixel structure according to an embodiment of the present invention can constitute an active black matrix structure. More detailed control methods will be described below.
  • each sub-pixel has a structure of a normally black mode. That is to say, when a driving voltage or a display signal is not applied to a pixel, the pixel is displayed in black.
  • the pixel structure shown in Fig. 1 can be used for planar display and stereoscopic display.
  • the control method of the pixel structure is as follows:
  • the gate lines (first gate lines) of the A portion of each sub-pixel are sequentially input with a high level, and therefore, the first TFT is turned on, so that the data signal for display is input from the data line A. section.
  • the line C is always input to the high level, and therefore, all of the second gate lines VGb1/VGb2 are supplied with a high level, so that the second TFTs connecting the A portion and the B portion are turned on. Therefore, the data signal transmitted to the A portion can also be transmitted to the B portion via the second TFT, keeping the A portion and the B portion displaying the same content.
  • a black frame is inserted in the last frame of the flat display mode so that both the A portion and the B portion are displayed in black.
  • line C is input low level, so that the second TFT is turned off, and part A is also in accordance with the plane display.
  • the mode in the mode continues to work. Since the second TFT has been disconnected, the signal of part A cannot enter part B, and part B remains black. At this time, part B can function as a black matrix (shading strip).
  • the above control method according to an embodiment of the present invention is used in the normally black mode. Since a black screen is displayed when no electric field is applied in the normally black mode, when the gate electrode line is input with a low voltage, the TFT of the portion B is turned off, so that no display signal is applied to the portion B to display black. Conversely, if it is the normal white mode, the black screen display requires the highest pixel voltage. In the case of stereoscopic display, in order to make the B portion display black, it is necessary to add a separate data line for the input signal to the B portion, which makes the structure complicated.
  • the signal input through the data line is an alternating current signal whose potential is alternately changed, so that the leakage current entering the portion B is neutralized to some extent, and the leakage of the portion B is reduced.
  • a black screen is input every few frames to avoid the second portion ( Part B) Light leakage.
  • all the first gate lines and the second gate lines are input to a high potential, and the data lines are input to the black screen signal, so that the entire screen is refreshed to black in a short time.
  • the picture not to be perceived by the human eye.
  • the first part (Part A) and the second part (Part B) constitute one sub-pixel, and when performing planar display (two-dimensional display), the first part and the second part of the sub-pixel are displayed according to the same image signal;
  • planar display two-dimensional display
  • the first portion of the sub-pixels is displayed in accordance with the corresponding image signal
  • the second portion of the sub-pixels is displayed in black to function as a black matrix (shading strip).
  • Embodiments of the present invention also provide a display panel including the pixel structure as described above, and the sub-pixels are arranged in a matrix.
  • the first portion and the second portion of the plurality of sub-pixels are respectively arranged in a row, and the row composed of the first portion and the row composed of the second portion are alternately arranged.
  • Examples of the display panel according to an embodiment of the present invention include, but are not limited to, a liquid crystal display panel and an organic electroluminescence display panel.
  • the display panel is a liquid crystal display panel.
  • the sub-pixel structure of the liquid crystal display panel includes a pixel electrode, and the pixel electrode in the first portion of each sub-pixel structure passes through the thin film crystal
  • the tube is connected to the data line, and the pixel electrode in the second portion of each sub-pixel structure is connected to the pixel electrode in the first portion via the thin film transistor.
  • the gate line of the first portion of the control sub-pixel structure is input to a high level. Therefore, the data signal for display is input from the data line to the pixel electrode of the first portion, and the pixel electrode and the common electrode are driven. The corresponding electric field of the liquid crystal is rotated to perform corresponding display. At this time, the line C also inputs a high level. Therefore, the second TFT connecting the first portion and the second portion of the sub-pixel is also turned on, and therefore, the pixel electrode in the second portion of the sub-pixel structure also receives the corresponding display signal. , to drive the LCD to rotate and display accordingly.
  • the first portion of each sub-pixel is displayed similarly to the flat display state.
  • line C inputs a low level to turn off the second TFT. Therefore, the second portion of each sub-pixel does not display a signal and remains black.
  • the second portions of the sub-pixels are arranged in a row, thus functioning as a black matrix (shading strip).
  • the display panel is an organic electroluminescent display panel.
  • Organic Electrode Light Emitting Diodes are included in each of the sub-pixel structures (first part and second part) in the display panel.
  • a pixel electrode (anode or cathode) of the light emitting diode in the first portion of each sub-pixel structure is connected to the data line via the thin film transistor, and the pixel electrode of the light emitting diode in the second portion of each sub-pixel structure is via the thin film transistor
  • the pixel electrodes of the light emitting diodes in a part are connected.
  • the principle of the planar display and the stereoscopic display in the organic electroluminescence display panel is similar to that of the above liquid crystal display panel. Therefore, in the stereoscopic display, the second portion of each pixel is displayed as black without displaying a signal, and therefore, the second portion arranged in a row functions as a black matrix (shading strip).
  • each sub-pixel may be a color sub-pixel corresponding to a different color, for example, a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
  • a pixel structure including a plurality of sub-pixels, and a plurality of gate lines and a plurality of data lines crossing each other,
  • the gate line includes a plurality of first gate lines and a plurality of second gate lines
  • Each of the sub-pixels includes a first portion and a second portion
  • each of the sub-pixels includes a first thin film transistor and a second thin film transistor
  • the first portion is connected to a corresponding data line through the first thin film transistor, a gate of the first thin film transistor is connected to a corresponding first gate line, the first portion in each sub-pixel and the
  • the second portion is connected to each other by the second thin film transistor, and the gate of the second thin film transistor is connected to the corresponding second gate line.
  • a black screen is provided through the data lines such that the first portion and the second portion of each of the sub-pixels are displayed as black;
  • a low level is provided through the second gate line to disconnect each of the sub- A second thin film transistor in the pixel such that a first portion of each of the sub-pixels displays content input from a data line while the second portion remains displayed black.
  • a display panel comprising the pixel structure according to any one of (1) to (8), wherein the plurality of sub-pixels are arranged in a matrix, and the first of the plurality of sub-pixels A portion and a second portion are respectively arranged in a row, and a row composed of the first portion and a row composed of the second portion are alternately arranged.
  • the pixel structure according to the embodiment of the present invention has lower cost and simpler control method than the prior art, and can effectively improve the effect of stereoscopic display.
  • the pixel portions for constructing the black matrix must be separately driven, the pixel portions can be controlled to be switched between the planar display mode and the stereoscopic display mode only by the line C connected to each of the second gate lines, and thus, Simplify construction and increase gate line scan rate.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Optics & Photonics (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Liquid Crystal (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Electroluminescent Light Sources (AREA)
  • Control Of El Displays (AREA)

Abstract

一种像素结构及其控制方法以及显示面板。该像素结构包括多个亚像素（1）以及彼此交叉的多条栅极线（VGa1/VGa2/VGb1/VGb2）和多条数据线（Vd1/Vd2），其中所述栅极线（VGa1/VGa2/VGb1/VGb2）包括多条第一栅极线（VGa1/VGa2）和多条第二栅极线（VGb1/VGb2），每个亚像素（1）包括第一部分（A）和第二部分（B），且每个亚像素（1）包括第一薄膜晶体管（T1）和第二薄膜晶体管（T2），所述第一部分（A）通过所述第一薄膜晶体管（T1）连接至相应的数据线（Vd1/Vd2），所述第一薄膜晶体管（T1）的栅极连接至相应的第一栅极线（VGa1/VGa2），每个亚像素（1）中的所述第一部分（A）和第二部分（B）通过所述第二薄膜晶体管（T2）彼此连接，且所述第二薄膜晶体管（T2）的栅极连接至相应的第二栅极线（VGb1/VGb2）。

Description

像素结构及其控制方法以及显示面板 技术领域
本发明的实施例涉及一种用于立体显示装置中的像素结构及其控制方 法、 以及包括该像素结构的显示面板。 背景技术
立体显示已经成为显示领域的一大趋势。 立体显示的基本原理是利用视 差产生立体感， 即使人的左眼看到左眼图片， 右眼看到右眼图片。这里的左、 右眼图片为具有视差的立体图像对。
实现立体感受的一种方法是釆用串行显示， 即在第一时刻， 显示器显示 左眼画面， 此时只让观看者的左眼看到显示画面； 第二时刻， 显示器显示右 眼画面，只让观看者的右眼看到显示画面，利用图像在人眼视网膜的暂留性， 使人感觉到是左右眼同时看到了左右眼画面， 从而产生立体的感觉。
另外一种实现立体感受的方法是并行显示， 即在同一时刻， 显示器上一 部分像素显示左眼画面的内容，一部分像素显示右眼画面的内容，通过光栅、 偏振眼镜等方式使一部分像素的显示只能被右眼看到， 另一部分只能被左眼 看到，从而产生立体的感觉。
偏振眼镜式立体显示是当今立体显示领域的一种主流技术， 这种技术的 基本结构就是在显示面板前安装一个可以调节出射光的偏振方向的器件。 这 种器件可以是一块相位差板（pattern retarder ) , 也可以是一块液晶盒， 或者 其它可以调节不同像素出射光的偏振方向的器件。 相位差板立体显示的原理 如图 2所示。 在显示面板上， 隔行地分别显示右眼图和左眼图， 在显示面板 前面放置一块相位差板， 其中重复一行 λ / 2延迟、 一行零延迟的结构， 这 样就可以使 λ / 2延迟的像素出射光的偏振方向旋转 90。 。 于是， 戴着左、 右眼偏振方向正交的偏振眼镜， 就可以使右眼只看到右眼像素发出的光， 左 眼只看到左眼像素发出的光， 从而产生立体效果。
在数种偏振眼镜立体显示中， 釆用相位差板的技术最受青睐。 它的基本 结构是在显示面板上精确对位地贴附一块相位差板， 利用相位差板上的不同 区域产生不同的相位延迟， 从而使不同像素的光以不同的偏振方向出射。 观 看者通过偏振眼镜就可以看到 3D效果。
然而， 上述 3D显示的一个最大缺点就是垂直方向上的观看视角很小， 图 3说明了观看角度受限的原理。 图 3中的 a为像素显示区的高度， b为垂 直方向黑矩阵（BM ) 的宽度， h为相位差板到显示面板的距离， c为相位差 板上一个条紋的宽度， Θ为 3D可观看角度， p为像素尺寸， p=a+b且 p为定 值。 在图 3中， 只有 d区域是可以得到良好 3D效果的区域， 其中关键参数 是角度 θ 。
根据以上简化的数学模型通过几何计算可以得出， 3D可视角度 Θ满足式 ( 1 ) ：
Θ a -\- 2b - C ( 1
tan— = 、 )
2 2h
可以看出黑矩阵（遮光条） 的宽度 b越大， 则 Θ越大。 由此已经提出了 有源黑矩阵（ Active BM ) 的设计， 如图 4 ( b )所示。 与图 4 ( a )所示的普 通像素结构不同， 在图 4 ( b )有源黑矩阵结构中， 将原本的一个亚像素分成 上下两部分（为方便称谓，本文中将其分别称为 A部分和 B部分）分别控制， 在 2D显示模式下， A和 B像素显示相同的内容； 在 3D显示模式下， B像 素显示为黑， 相当于增宽了原来像素的 BM宽度（b ) , 从而可以扩大了 3D 观看角度6 。
现有有源黑矩阵显示面板的控制方法是将 B部分当成一个独立的像素来 控制， 这样就会需要双倍于原先的显示面板的栅极线以及双倍的数据线， 因 而造成控制成本和难度的大幅增加。 发明内容
本发明的一个实施例提供一种像素结构， 包括多个亚像素， 以及彼此交 叉的多条栅极线和多条数据线， 其中所述栅线包括多条第一栅极线和多条第 二栅极线， 每个亚像素包括第一部分和第二部分， 且每个亚像素包括第一薄 膜晶体管和第二薄膜晶体管， 所述第一部分通过所述第一薄膜晶体管连接至 相应的数据线， 所述第一薄膜晶体管的栅极连接至相应的第一栅极线， 每个 亚像素中的所述第一部分和第二部分通过所述第二薄膜晶体管彼此连接， 且 所述第二薄膜晶体管的栅极连接至相应的第二栅极线。
本发明的另一个实施例提供一种用于上述像素结构的控制方法， 包括： 在平面显示模式下， 通过第二栅极线提供高电平以导通每个亚像素中的第二 薄膜晶体管 , 使得每个所述亚像素中的第一部分和第二部分显示相同的从数 据线输入的内容； 在从平面显示模式切换至立体显示模式时， 通过数据线提 供黑画面， 使得每个所述亚像素中的第一部分和第二部分显示为黑； 以及在 立体显示模式下， 通过所述第二栅极线提供低电平以断开每个所述亚像素中 的第二薄膜晶体管， 使得每个所述亚像素中的第一部分显示从数据线输入的 内容， 而所述第二部分保持显示为黑。
本发明的再一个实施例提供一种显示面板， 包括上述的像素结构， 其中 所述多个亚像素以矩阵的方式排列， 且所述多个亚像素中的第一部分和第二 部分分别成行排列，且由第一部分构成的行与由第二部分构成的行交替布置。 附图说明
为了更清楚地说明本发明实施例的技术方案， 下面将对实施例的附图作 简单地介绍，显而易见地，下面描述中的附图仅仅涉及本发明的一些实施例， 而非对本发明的限制。
图 1是根据本发明实施例的像素结构的示意图；
图 2是例示现有技术中通过相位差板实现立体显示的视图；
图 3是例示现有技术中的立体显示角度限制的视图；
图 4 ( a )是现有技术中的普通像素结构的示意图；
图 4 ( b )是现有技术中的有源黑矩阵像素结构的示意图。 具体实施方式
为使本发明实施例的目的、 技术方案和优点更加清楚， 下面将结合本发 明实施例的附图，对本发明实施例的技术方案进行清楚、 完整地描述。显然， 所描述的实施例是本发明的一部分实施例， 而不是全部的实施例。 基于所描 述的本发明的实施例， 本领域普通技术人员在无需创造性劳动的前提下所获 得的所有其他实施例， 都属于本发明保护的范围。
如图 1所示， 在根据本发明实施例的像素结构中包括多个亚像素 1。 每 个亚像素 1包括两个部分， 即第一部分（A部分）和第二部分（B部分） ， 且配置有第一薄膜晶体管 （TFT ) T1 和第二薄膜晶体管 T2。 另外， 该像素 结构还包括彼此交叉的多条数据线（Vdl/Vd2 )和多条栅极线（VGal/VGa2/ VGbl/VGb2 ) 。 栅极线包括第一栅极线 VGal/VGa2 和第二栅极线 VGbl/VGb2。第一部分（ A部分）通过第一 TFT连接至相应的数据线 Vdl/Vd2 (例如， 第一 TFT的源极与数据线连接， 而第二 TFT的漏极与第一部分连 接）， 第一薄膜晶体管（TFT )的栅极连接至相应的第一栅极线 VGal/VGa2。 第二部分（B部分）通过第二 TFT与第一部分（A部分）相连（例如， 第二 TFT 的源极与第一部分连接， 而第二 TFT 的漏极与第二部分连接） ， 第二 TFT的栅极连接至相应的第二栅极线 VGbl/VGb2。 所有用于第二部分（ B部 分） 的第二栅极线 VGbl/VGb2可以通过线路 C连接。
在一个实施例中， 亚像素的第一部分和第二部分分别包括像素电极。 第 一部分的像素电极通过第一 TFT连接至数据线，而第二部分的像素电极通过 第二 TFT连接至第一部分的像素电极。 在进行显示时， 像素电极作为像素的 驱动电极，能够驱动相应的像素的各个部分进行图像显示或显示黑色。 因此， 根据本发明实施例的像素结构可以构成有源黑矩阵结构。 更详细的控制方法 将在下面描述。
在一个实施例中， 每个亚像素具有常黑模式的结构。 也就是说， 不对像 素施加驱动电压或显示信号时， 像素显示为黑色。
图 1所示像素结构可以进行平面显示和立体显示。 例如， 该像素结构的 控制方法如下：
在平面显示模式下， 各个亚像素的 A部分的栅极线（第一栅极线）依次 输入高电平， 因此， 第一 TFT导通， 以使得用于显示的数据信号从数据线输 入 A部分。 在对第一栅极进行扫描时， 线路 C一直输入高电平， 因此， 所有 的第二栅极线 VGbl/VGb2提供有高电平， 使得连接 A部分和 B部分的第二 TFT导通。 因此， 传输到 A部分数据信号也可以经由第二 TFT传输到 B部 分， 保持 A部分和 B部分显示相同的内容。
在从平面显示模式切换至立体显示模式时， 在平面显示模式的最后一帧 画面中插入黑画面， 使得 A部分和 B部分都显示为黑。
然后线路 C输入低电平， 使得第二 TFT断开， 而 A部分还按照平面显 示模式下的方式继续工作。 因为第二 TFT 已经断开， 所以 A部分的信号无 法进入 B部分， B部分保持显示为黑。此时 B部分可以起到黑矩阵 (遮光条） 的作用。
优选地， 根据本发明实施例的上述控制方法用在常黑模式下。 因为在常 黑模式下不加电场时显示黑色画面， 所以当栅电极线输入低电压时， B部分 的 TFT断开， 从而没有显示信号施加到 B部分而显示黑色。相反， 如果是常 白模式， 黑画面显示需要最高的像素电压。 在进行立体显示时， 为了使 B部 分显示黑色， 需要给 B部分添加用于输入信号的单独数据线， 会使得结构变 得复杂。
优选地， 通过数据线输入的信号为电位交替变换的交流信号， 这样在一 定程度上使得进入 B部分的漏电流发生中和， 降低 B部分的漏光。
在一个实施例中，如果像素中从第一部分到第二部分（即 A部分与 B部 分之间） 的漏电流过大， 则每隔数桢画面输入一次黑画面， 以避免该第二部 分（B部分）漏光。
在一个实施例中， 在输入黑画面时， 使全部的第一栅极线和第二栅极线 输入高电位， 数据线输入黑画面信号， 从而使整个屏幕在很短的时间里刷新 为黑画面， 而不会被人眼察觉。
以上第一部分（A部分）和第二部分（B部分）构成一个亚像素， 在进 行平面显示（二维显示） 时， 亚像素中的第一部分和第二部分根据相同的图 像信号进行显示； 而在进行立体显示（三维显示） 时， 亚像素中的第一部分 根据相应的图像信号进行显示， 而亚像素中的第二部分显示黑色以起到黑矩 阵（遮光条） 的作用。
本发明的实施例还提供一种显示面板， 该显示面板包括如上所述的像素 结构， 且亚像素以矩阵的方式排列。 在该显示面板中， 多个亚像素中的第一 部分和第二部分分别成行排列， 且由第一部分构成的行与由第二部分构成的 行交替布置。
根据本发明实施例的显示面板的示例包括但不限于液晶显示面板和有机 电致发光显示面板。
在一个示例中， 该显示面板为液晶显示面板。 液晶显示面板的亚像素结 构中包括像素电极， 每个亚像素结构的第一部分中的像素电极经由薄膜晶体 管与数据线连接， 且在每个亚像素结构的第二部分中的像素电极经由薄膜晶 体管与第一部分中的像素电极连接。
当液晶显示面板处于平面显示模式时， 控制亚像素结构的第一部分的栅 线输入高电平， 因此， 用于显示的数据信号从数据线输入第一部分的像素电 极， 像素电极与公共电极产生驱动液晶旋转的相应电场， 从而进行相应的显 示。 此时线路 C也输入高电平， 因此， 连接亚像素的第一部分和第二部分的 第二 TFT也导通， 因此， 亚像素结构的第二部分中的像素电极也接收到相应 的显示信号， 以驱动液晶旋转并进行相应的显示。 当液晶显示面板处于立体 显示模式时， 各个亚像素的第一部分与平面显示状态下类似的显示。 然而， 线路 C输入低电平以断开第二 TFT。 因此， 各亚像素的第二部分没有显示信 号， 并保持显示为黑。 如上所述， 亚像素中的第二部分成行排列， 因此， 起 到黑矩阵（遮光条） 的作用。
在另一个示例中， 该显示面板为有机电致发光显示面板。 有机电极发光 显示面板中的亚像素结构中的每个部分（第一部分和第二部分） 中均包括发 光二极管。 每个亚像素结构的第一部分中的发光二极管的像素电极（阳极或 阴极）经由薄膜晶体管与数据线连接， 且每个亚像素结构的第二部分中的发 光二极管的像素电极经由薄膜晶体管与第一部分中的发光二极管的像素电极 连接。
有机电致发光显示面板中平面显示和立体显示的原理与上述液晶显示面 板的类似。 因此， 在立体显示时， 各像素的第二部分没有显示信号而显示为 黑色， 因此， 成行排列的第二部分起到黑矩阵（遮光条） 的作用。
虽然以上在图 1中仅示出四个亚像素， 然而， 根据本发明实施例的像素 结构或显示面板中的亚像素数目并不限于四个， 而可以是两个以上的任何数 目。 图 1中仅示出两条第一栅极线、 两条第二栅极线和两条数据线， 然而， 各条信号线的数目不限制于此。 另外， 各个亚像素可以为对应于不同颜色的 彩色亚像素， 例如， 红色亚像素、 绿色亚像素和蓝色亚像素。
( 1 )一种像素结构， 包括多个亚像素， 以及彼此交叉的多条栅极线和 多条数据线，
其中所述栅线包括多条第一栅极线和多条第二栅极线， 每个亚像素包括第一部分和第二部分， 且每个亚像素包括第一薄膜晶体 管和第二薄膜晶体管，
所述第一部分通过所述第一薄膜晶体管连接至相应的数据线， 所述第一 薄膜晶体管的栅极连接至相应的第一栅极线， 每个亚像素中的所述第一部分 和所述第二部分通过所述第二薄膜晶体管彼此连接， 且所述第二薄膜晶体管 的栅极连接至相应的第二栅极线。
(2)根据 (1 ) 的像素结构， 其中用于所述像素结构中的每个亚像素的 第二栅极线通过导线彼此电连接。
(3)根据（1)或（2)的像素结构， 其中在平面显示模式下， 所述第二 栅极线提供高电平， 使得每个所述亚像素中的第二薄膜晶体管导通。
(4)根据（1)或（2)的像素结构， 其中在立体显示模式下， 所述第二 栅极线提供低电平 , 使得每个所述亚像素中的第二薄膜晶体管断开。
(5)根据（1 ) - (4) 中任一项的像素结构， 其中在从平面显示模式切 换至立体显示模式时 , 通过数据线提供使得每个亚像素中的第一部分和第二 部分显示为黑的数据信号。
( 6 )根据（ 1 ) - ( 5 ) 中任一项的像素结构， 所述亚像素具有常黑模式 结构。
(7)根据（1 ) - (6) 中任一项的像素结构， 其中通过数据线输入的信 号为电平交替变换的交流信号。
( 8 )根据（ 1 ) - ( 7 ) 中任一项的像素结构， 其中每个亚像素的第一部 分和第二部分分别包括像素电极， 所述第一部分的像素电极通过所述第一薄 膜晶体管连接至所述相应的数据线， 而所述第二部分的像素电极通过所述第 二薄膜晶体管连接至所述第一部分的像素电极。
(9)用于（1) - (8) 中任一项所述的像素结构的控制方法， 包括： 在平面显示模式下， 通过第二栅极线提供高电平以导通每个亚像素中的 第二薄膜晶体管， 使得每个所述亚像素中的第一部分和第二部分显示相同的 从数据线输入的内容；
在从平面显示模式切换至立体显示模式时， 通过数据线提供黑画面， 使 得每个所述亚像素中的第一部分和第二部分显示为黑； 以及
在立体显示模式下， 通过所述第二栅极线提供低电平以断开每个所述亚 像素中的第二薄膜晶体管， 使得每个所述亚像素中的第一部分显示从数据线 输入的内容， 而所述第二部分保持显示为黑。
( 10 )根据 ( 9 )的控制方法， 其中通过数据线输入的信号为电平交替变 换的交流信号。
( 11 )才艮据（ 9 )或（ 10 )的控制方法， 其中在提供黑画面时， 全部所述 第一栅极线和第二栅极线提供高电平， 并且数据线提供黑画面信号。
( 12 )根据 ( 9 ) - ( 11 )任一项的控制方法， 其中每隔数桢画面输入一 次黑画面， 以避免所述第二部分漏光。
( 13 )一种显示面板， 包括如（ 1 ) - ( 8 ) 中任一项所述的像素结构， 其中所述多个亚像素以矩阵的方式排列， 且所述多个亚像素中的第一部 分和第二部分分别成行排列， 且由第一部分构成的行与由第二部分构成的行 交替布置。
( 14 )根据 ( 13 ) 的显示面板， 其中所述显示面板为液晶显示面板或有 机电致发光显示面板。
利用上述构造， 根据本发明实施例的像素结构相比现有技术具有更低的 成本和更简单的控制方法， 并且能够有效地改善立体显示的效果。 另外， 由 于用于构造黑矩阵的像素部分必须单独进行驱动， 仅仅通过与各个第二栅极 线连接的线路 C就可以控制这些像素部分在平面显示模式和立体显示模式之 间切换， 因此， 可以简化构造并提高栅极线扫描速率。

Claims

权利要求书
1. 一种像素结构， 包括多个亚像素， 以及彼此交叉的多条栅极线和多条 数据线，
其中所述栅线包括多条第一栅极线和多条第二栅极线，
每个亚像素包括第一部分和第二部分， 且每个亚像素包括第一薄膜晶体 管和第二薄膜晶体管，
所述第一部分通过所述第一薄膜晶体管连接至相应的数据线， 所述第一 薄膜晶体管的栅极连接至相应的第一栅极线， 每个亚像素中的所述第一部分 和所述第二部分通过所述第二薄膜晶体管彼此连接， 且所述第二薄膜晶体管 的栅极连接至相应的第二栅极线。
2. 根据权利要求 1的像素结构，其中用于所述像素结构中的每个亚像素 的第二栅极线通过导线彼此电连接。
3. 根据权利要求 1或 2的像素结构， 其中在平面显示模式下， 所述第二 栅极线提供高电平， 使得每个所述亚像素中的第二薄膜晶体管导通。
4. 根据权利要求 1或 2的像素结构， 其中在立体显示模式下， 所述第二 栅极线提供低电平 , 使得每个所述亚像素中的第二薄膜晶体管断开。
5. 根据权利要求 1-4中任一项的像素结构， 其中在从平面显示模式切换 至立体显示模式时， 通过数据线提供使得每个亚像素中的第一部分和第二部 分显示为黑的数据信号。
6. 根据权利要求 1-5中任一项的像素结构， 所述亚像素具有常黑模式结 构。
7. 根据权利要求 1-6中任一项的像素结构， 其中通过数据线输入的信号 为电平交替变换的交流信号。
8. 根据权利要求 1-7中任一项的像素结构， 其中每个亚像素的第一部分 和第二部分分别包括像素电极， 所述第一部分的像素电极通过所述第一薄膜 晶体管连接至所述相应的数据线， 而所述第二部分的像素电极通过所述第二 薄膜晶体管连接至所述第一部分的像素电极。
9. 用于权利要求 1-8中任一项所述的像素结构的控制方法， 包括： 在平面显示模式下， 通过第二栅极线提供高电平以导通每个亚像素中的 第二薄膜晶体管， 使得每个所述亚像素中的第一部分和第二部分显示相同的 从数据线输入的内容；
在从平面显示模式切换至立体显示模式时， 通过数据线提供黑画面， 使 得每个所述亚像素中的第一部分和第二部分显示为黑； 以及
在立体显示模式下， 通过所述第二栅极线提供低电平以断开每个所述亚 像素中的第二薄膜晶体管， 使得每个所述亚像素中的第一部分显示从数据线 输入的内容， 而所述第二部分保持显示为黑。
10. 根据权利要求 9的控制方法， 其中通过数据线输入的信号为电平交 替变换的交流信号。
11. 根据权利要求 9或 10的控制方法， 其中在提供黑画面时， 全部所述 第一栅极线和第二栅极线提供高电平， 并且数据线提供黑画面信号。
12. 根据权利要求 9-11任一项的控制方法， 其中每隔数桢画面输入一次 黑画面， 以避免所述第二部分漏光。
13. 一种显示面板， 包括如权利要求 1-8中任一项所述的像素结构， 其中所述多个亚像素以矩阵的方式排列， 且所述多个亚像素中的第一部 分和第二部分分别成行排列， 且由第一部分构成的行与由第二部分构成的行 交替布置。
14. 根据权利要求 13的显示面板，其中所述显示面板为液晶显示面板或 有机电致发光显示面板。
PCT/CN2012/081607 2011-10-18 2012-09-19 像素结构及其控制方法以及显示面板 WO2013056611A1 (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US13/703,576 US9818368B2 (en) 2011-10-18 2012-09-19 Pixel structure and control method thereof and display panel
EP12791416.6A EP2620810B1 (en) 2011-10-18 2012-09-19 A pixel structure, a method for controlling the pixel structure and a display panel
KR1020127032309A KR101434229B1 (ko) 2011-10-18 2012-09-19 화소 구조물, 그 조절 방법 및 표시 패널
JP2014536099A JP6240079B2 (ja) 2011-10-18 2012-09-19 画素構造及びその制御方法、並びにディスプレイパネル

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201110317219.0A CN102650781B (zh) 2011-10-18 2011-10-18 用于立体显示的像素结构及其控制方法
CN201110317219.0 2011-10-18

Publications (1)

Publication Number Publication Date
WO2013056611A1 true WO2013056611A1 (zh) 2013-04-25

Family

ID=46692810

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/081607 WO2013056611A1 (zh) 2011-10-18 2012-09-19 像素结构及其控制方法以及显示面板

Country Status (6)

Country Link
US (1) US9818368B2 (zh)
EP (1) EP2620810B1 (zh)
JP (1) JP6240079B2 (zh)
KR (1) KR101434229B1 (zh)
CN (1) CN102650781B (zh)
WO (1) WO2013056611A1 (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103257495B (zh) * 2013-05-24 2015-11-25 深圳市华星光电技术有限公司 一种阵列基板及液晶显示面板
CN103389604B (zh) * 2013-07-19 2015-11-25 深圳市华星光电技术有限公司 一种阵列基板及液晶显示面板
CN105388674B (zh) * 2015-12-02 2018-09-18 深圳市华星光电技术有限公司 阵列基板以及液晶显示装置
US10801948B2 (en) * 2017-04-19 2020-10-13 HKC Corporation Limited Detection apparatus, method and system
KR102421145B1 (ko) * 2017-10-10 2022-07-15 삼성디스플레이 주식회사 표시 장치
CN111580293B (zh) * 2020-06-05 2021-07-09 厦门天马微电子有限公司 一种阵列基板及其驱动方法、显示面板、显示装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1908791A (zh) * 2006-08-09 2007-02-07 友达光电股份有限公司 液晶显示器结构
CN101526710A (zh) * 2009-04-21 2009-09-09 友达光电股份有限公司 像素阵列及显示面板
CN101867836A (zh) * 2009-04-17 2010-10-20 乐金显示有限公司 图像显示设备
CN101888564A (zh) * 2009-05-15 2010-11-17 乐金显示有限公司 图像显示设备
CN102081911A (zh) * 2009-11-30 2011-06-01 乐金显示有限公司 立体图像显示设备及其驱动方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0353218A (ja) * 1989-07-21 1991-03-07 Nippon Telegr & Teleph Corp <Ntt> 画像表示パネル
AU2003259501A1 (en) 2002-09-23 2004-04-08 Koninklijke Philips Electronics N.V. Active matrix display devices
US7425951B2 (en) * 2002-12-27 2008-09-16 Kabushiki Kaisha Toshiba Three-dimensional image display apparatus, method of distributing elemental images to the display apparatus, and method of displaying three-dimensional image on the display apparatus
GB2403367A (en) 2003-06-28 2004-12-29 Sharp Kk Multiple view display
JP2005316126A (ja) * 2004-04-28 2005-11-10 Optrex Corp ３次元画像表示装置
JP4863758B2 (ja) * 2006-04-27 2012-01-25 京セラ株式会社 液晶表示システム
TWI322401B (en) 2006-07-13 2010-03-21 Au Optronics Corp Liquid crystal display
JP4245028B2 (ja) 2006-09-25 2009-03-25 エプソンイメージングデバイス株式会社 電気光学装置及び電子機器
CN101387775A (zh) * 2007-09-14 2009-03-18 奇美电子股份有限公司 显示装置与其驱动方法
JP4682279B2 (ja) 2008-03-21 2011-05-11 奇美電子股▲ふん▼有限公司 液晶表示装置
JP5195410B2 (ja) 2008-12-26 2013-05-08 ソニー株式会社 表示装置、表示装置の駆動方法および電子機器
WO2011010417A1 (ja) 2009-07-22 2011-01-27 シャープ株式会社 アクティブマトリクス基板、液晶パネル、液晶表示装置、液晶表示ユニット、テレビジョン受像機
US20110134231A1 (en) * 2009-11-20 2011-06-09 Hulvey Robert W Method And System For Synchronizing Shutter Glasses To A Display Device Refresh Rate
KR101817372B1 (ko) 2010-01-20 2018-01-11 가부시키가이샤 한도오따이 에네루기 켄큐쇼 액정 표시 장치의 구동 방법
KR101224460B1 (ko) * 2010-03-08 2013-01-22 엘지디스플레이 주식회사 입체 영상 표시장치와 그 구동방법
US8519908B2 (en) * 2010-03-17 2013-08-27 Lg Display Co., Ltd. Image display device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1908791A (zh) * 2006-08-09 2007-02-07 友达光电股份有限公司 液晶显示器结构
CN101867836A (zh) * 2009-04-17 2010-10-20 乐金显示有限公司 图像显示设备
CN101526710A (zh) * 2009-04-21 2009-09-09 友达光电股份有限公司 像素阵列及显示面板
CN101888564A (zh) * 2009-05-15 2010-11-17 乐金显示有限公司 图像显示设备
CN102081911A (zh) * 2009-11-30 2011-06-01 乐金显示有限公司 立体图像显示设备及其驱动方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2620810A4 *

Also Published As

Publication number Publication date
CN102650781A (zh) 2012-08-29
KR101434229B1 (ko) 2014-09-23
EP2620810A4 (en) 2014-11-26
CN102650781B (zh) 2014-11-19
JP2015502560A (ja) 2015-01-22
JP6240079B2 (ja) 2017-11-29
KR20130055621A (ko) 2013-05-28
EP2620810B1 (en) 2017-11-08
US9818368B2 (en) 2017-11-14
EP2620810A1 (en) 2013-07-31
US20140062977A1 (en) 2014-03-06

Similar Documents

Publication Publication Date Title
CN103163683B (zh) 双画面显示装置
EP2584555A1 (en) Display panel and display device
US10523927B2 (en) 3D display device and driving method thereof
WO2013056611A1 (zh) 像素结构及其控制方法以及显示面板
US9325979B2 (en) 3D display method and 3D display device having increased viewing angle
JP5662290B2 (ja) 表示装置
US9489705B2 (en) Display device and method of displaying image capable of avoiding color shift in a large viewing angle
WO2017118058A1 (zh) 三维显示装置及其驱动方法
WO2014043985A1 (zh) 一种裸眼3d液晶显示装置及其制造方法
US9171520B2 (en) Array substrate, method for controlling the same and display panel including the array substrate
WO2013075558A1 (zh) 阵列基板、其控制方法及包括该阵列基板的显示面板
US8363094B2 (en) Electronic display device
US20100271346A1 (en) Electronic imaging device and driving method thereof
WO2014008748A1 (zh) 3d显示方法及显示装置
WO2014190722A1 (zh) 三维液晶显示装置、显示系统及三维图像显示的驱动方法
WO2016141711A1 (zh) 显示装置及光栅控制方法
WO2015100951A1 (zh) 实现2d/3d显示切换的阵列基板、显示装置及方法
WO2017092397A1 (zh) 一种三维显示装置及其驱动方法
WO2013127205A1 (zh) 显示设备及其驱动方法
WO2013040799A1 (zh) 显示像素结构、液晶面板、液晶显示装置及驱动方法
JP6281985B2 (ja) 透明表示装置
WO2013123801A1 (zh) 裸眼3d显示方法和裸眼3d显示装置
KR20190016831A (ko) 표시장치 및 그의 구동방법
JP2019015942A (ja) 表示装置、及び、その駆動方法
CN104765212B (zh) 偏光控制面板及3d显示装置

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref document number: 2014536099

Country of ref document: JP

Kind code of ref document: A

REEP Request for entry into the european phase

Ref document number: 2012791416

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2012791416

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 20127032309

Country of ref document: KR

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 13703576

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12791416

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE