WO2012013035A1 - 一种半导体器件及其制造方法 - Google Patents
一种半导体器件及其制造方法 Download PDFInfo
- Publication number
- WO2012013035A1 WO2012013035A1 PCT/CN2011/071347 CN2011071347W WO2012013035A1 WO 2012013035 A1 WO2012013035 A1 WO 2012013035A1 CN 2011071347 W CN2011071347 W CN 2011071347W WO 2012013035 A1 WO2012013035 A1 WO 2012013035A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- dielectric layer
- gate
- semiconductor device
- nitrided
- semiconductor substrate
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 80
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 30
- 238000000034 method Methods 0.000 claims abstract description 23
- 239000000758 substrate Substances 0.000 claims abstract description 22
- 238000005121 nitriding Methods 0.000 claims abstract description 13
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 32
- 229910052757 nitrogen Inorganic materials 0.000 claims description 18
- 125000006850 spacer group Chemical group 0.000 claims description 17
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 33
- 239000001301 oxygen Substances 0.000 description 33
- 229910052760 oxygen Inorganic materials 0.000 description 33
- 238000009792 diffusion process Methods 0.000 description 24
- 230000008569 process Effects 0.000 description 13
- 239000002184 metal Substances 0.000 description 8
- 239000000463 material Substances 0.000 description 7
- 230000004888 barrier function Effects 0.000 description 6
- 125000004433 nitrogen atom Chemical group N* 0.000 description 5
- 150000004767 nitrides Chemical class 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 229910004129 HfSiO Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 238000010420 art technique Methods 0.000 description 2
- 125000004429 atom Chemical group 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910004491 TaAlN Inorganic materials 0.000 description 1
- 229910004166 TaN Inorganic materials 0.000 description 1
- 229910010037 TiAlN Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 125000005843 halogen group Chemical group 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910003468 tantalcarbide Inorganic materials 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4983—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET with a lateral structure, e.g. a Polysilicon gate with a lateral doping variation or with a lateral composition variation or characterised by the sidewalls being composed of conductive, resistive or dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- the present invention relates to the field of semiconductor fabrication technology, and in particular to a semiconductor device for suppressing diffusion of oxygen into a high dielectric constant (high k) gate dielectric layer in a horizontal direction and a method of fabricating the same.
- high k high dielectric constant
- the thickness of the gate oxide layer becomes thinner and thinner.
- the thickness of the gate oxide layer is less than 10 nm, an increase in gate leakage current caused by an excessively thin gate oxide layer has an increasingly adverse effect on the performance of the semiconductor device.
- the prior art includes two approaches to reduce the diffusion of oxygen in the high-k gate dielectric layer of the semiconductor device.
- U.S. Patent Application Publication No. US 2009/0108366 A1 discloses the use of amorphous silicon layers 24, 36 located in the upper portion of the high-k/metal gate stacks 26, 38.
- a method of substantially suppressing diffusion of oxygen into the high-k gate dielectric layers 20, 32 in a direction perpendicular to the gate is shown (as shown in FIG. 1).
- the above method can only suppress oxygen diffused into the high-k gate dielectric layer from the vertical direction, but does not suppress oxygen diffused into the high-k gate dielectric layer from the horizontal direction.
- a high-k liner layer 106 covering the active region of the semiconductor device and surrounding the entire gate is disclosed in US Patent Application Publication No. US 2009/0079014 A1.
- a method of suppressing diffusion of oxygen into the high-k gate dielectric layer 102 in the horizontal direction (as shown in FIG. 2).
- the above method can suppress the diffusion of oxygen level into the high-k gate dielectric layer with limited effect, and cannot fully satisfy the requirements of the actual semiconductor device manufacturing process, because the high-k liner layer 106 itself is only a common high-k. material.
- a method of integrating a high-k gate dielectric in a transistor process which nitrides the entire transistor gate stack, is disclosed in the Chinese Patent Application Publication No. CN 1875463 A.
- a barrier layer is formed on the side of the high k dielectric segment by introducing a nitrogen element into the side of the high k dielectric segment of the gate stack to prevent oxygen from diffusing into the high k dielectric segment from the horizontal direction in subsequent processing steps.
- the above method directly introduces nitrogen into the side of the high-k dielectric segment as the gate dielectric layer under the gate, which reduces the carrier mobility in the channel region of the transistor, thereby adversely affecting the performance of the entire transistor. influences. Summary of the invention
- the problem to be solved by the present invention is to provide a semiconductor device for suppressing diffusion of oxygen into a high-k gate dielectric layer in a horizontal direction and a method of fabricating the same, which avoids regrowth of a high-k gate dielectric layer or an increase in thickness of an interface oxide layer thereof, thereby improving The performance of semiconductor devices.
- the present invention provides a method of fabricating a semiconductor device, comprising: providing a semiconductor substrate on which a high-k dielectric layer and a patterned gate are sequentially formed; The gate-covered high-k dielectric layer is nitrided; sidewalls are formed around the gate. The steps of forming the sidewalls and the steps of nitriding the high-k dielectric layer may be interchanged.
- the nitrogen element content of the nitrided high k dielectric layer in the semiconductor device is greater than 10% of the nitrogen atom percentage.
- the horizontal depth of the periphery of the high-k dielectric layer covered by the gate is not more than 3 nm.
- the present invention also provides a method of fabricating a semiconductor device, comprising: providing a semiconductor substrate on which a high-k dielectric layer and a patterned gate are sequentially formed; forming a sidewall around the gate; and the semiconductor lining A high-k dielectric layer that is not covered by the gate and sidewalls is nitrided.
- the content of nitrogen element in the nitrided high-k dielectric layer in the semiconductor device is not The percentage of nitrogen atoms in the nitrided high-k dielectric layer is greater than 10%.
- the present invention also provides a semiconductor device comprising: a semiconductor substrate on which a high-k dielectric layer and a patterned gate are sequentially formed; a sidewall spacer formed around the gate; a nitrided high-k dielectric layer a region on the semiconductor substrate that is not covered by the gate, wherein optionally, a nitrogen element content in the nitrided high-k dielectric layer in the semiconductor device is greater than 10% nitrogen atom percentage .
- the present invention has the following advantages: by nitriding a high-k dielectric layer on a semiconductor substrate that is not covered by a gate or sidewall thereon, nitrogen is allowed to enter the high-k dielectric layer of the above region and The surface forms an oxygen diffusion barrier layer, which inhibits the high-k dielectric layer which is described as a gate dielectric layer in the subsequent manufacturing process steps from being eroded by oxygen diffused from the outside, and avoids regrowth of the high-k gate dielectric layer.
- the gate dielectric layer of the semiconductor device is not directly nitrided, the nitridation process does not cause a decrease in carrier mobility in the channel region of the transistor, and the operational performance of the semiconductor device is optimized.
- FIG. 1 is a schematic view showing the structure of a semiconductor device for suppressing diffusion of oxygen into a high-k gate dielectric layer in a direction perpendicular to a gate in the prior art
- FIG. 2 is a schematic view showing the structure of a semiconductor device for suppressing diffusion of oxygen into a high-k gate dielectric layer in a horizontal direction in the prior art
- FIG. 3 is a flow chart showing a method of manufacturing a semiconductor device for suppressing diffusion of oxygen levels according to a first embodiment of the present invention
- FIG. 4 is a flow chart showing a method of manufacturing a semiconductor device for suppressing diffusion of oxygen levels according to a second embodiment of the present invention
- FIG. 8 are schematic cross-sectional structural views showing stages of manufacturing a semiconductor device for suppressing diffusion of oxygen levels according to the flow shown in FIG. 3 according to the first embodiment of the present invention
- 9 to FIG. 10 are schematic cross-sectional views showing stages of manufacturing a semiconductor device for suppressing diffusion of oxygen levels according to the flow shown in FIG. 4 according to a second embodiment of the present invention.
- Fig. 3 is a flow chart showing the process of fabricating a semiconductor device for suppressing diffusion of oxygen levels according to a first embodiment of the present invention.
- 5 to 8 are schematic cross-sectional views showing the stages of manufacturing a semiconductor device for suppressing diffusion of oxygen levels in accordance with the flow shown in Fig. 3 according to the first embodiment of the present invention.
- a first embodiment of the present invention will now be described with reference to Figs. 3, 5-8.
- the semiconductor device manufacturing method of the first embodiment of the present invention includes: Step S201, providing a semiconductor substrate 301 on which a high-k dielectric layer 305 and a patterned gate stack 303 are sequentially formed.
- FIG. 5 shows a cross-sectional structure of the semiconductor device before forming the patterned gate stack 303.
- the structure includes a semiconductor substrate 301 and a high-k dielectric layer 305, a metal layer 304, and an electrode layer 302 sequentially formed thereon.
- the semiconductor substrate 301 is typically a silicon substrate.
- the high k dielectric layer 305 may be HfO2, HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, A1203, La203, Zr02, LaAlO or a combination thereof. It should be noted that the high k dielectric materials mentioned above and elsewhere in this application are only specific examples, and other high k dielectric materials may be used, and the invention is not limited to the use of the high k dielectrics mentioned herein. In a variation of this embodiment, the high k dielectric layer 305 has a thickness ranging from 0.7 nm to 3 nm.
- the metal layer 304 is used for work function control, and its constituent material may be, for example, TiN, TiAlN, TaN, TaAlN, TaC or a combination thereof, and has a thickness of, for example, 6 to 20 nm.
- the material of the electrode layer 302 is, for example, silicon, metal or metal silicide or the like.
- Figure 6 shows a cross-sectional structure of the semiconductor device after etching the electrode layer 302 and the metal layer 304 to form the patterned gate stack 303. As shown, the electrode layer 302 and the metal layer 304 to the high k dielectric layer 305 are sequentially etched away, and the remaining portions of the electrode layer 302 and the metal layer 304 form a patterned gate stack 303.
- step S202 is performed to nitride the exposed high-k dielectric layer on the semiconductor substrate.
- the high-k on the semiconductor substrate 301 that is not covered by the gate stack 303 Dielectric layer 305 is nitrided to form a nitrided high-k dielectric layer 306.
- the nitriding process may employ prior art techniques known to those skilled in the art, such as nitriding the exposed surface of the high k dielectric layer 305 using a nitrogen containing plasma.
- nitrided high-k dielectric layer 306 forms a barrier layer around the un-nitrided high-k dielectric layer 305 covered by the gate stack 303, it is possible to effectively avoid the generation of harmful oxygen level diffusion in subsequent process steps.
- the nitrogen element content in the nitrided high-k dielectric layer 306 is greater than 10% of the nitrogen atomic percentage, that is, the number of nitrogen atoms in the high-k dielectric layer 306 after nitriding accounts for 10 of the total number of atoms. %the above.
- the higher the degree of nitridation of the high-k dielectric layer the stronger the barrier to oxygen level diffusion. Since the exposed high-k dielectric layer is not in the channel region, the strong nitridation treatment of the exposed high-k dielectric layer does not reduce the carrier mobility in the channel region.
- the nitrided high-k dielectric layer 306 may extend below the gate stack 303 near the peripheral portion 308 of the gate stack 303, but since it is a high-k dielectric
- the exposed surface of layer 305 is nitrided, while the side of peripheral portion 308 of high-k dielectric layer 305 covered by gate stack 303 is not exposed and is directly nitrided, so that the periphery 308 is nitrided to the gate region.
- the horizontal extension depth is generally not more than 3 nm, which does not cause a decrease in carrier mobility in the channel region of the transistor, and does not significantly affect the overall operational performance of the semiconductor device.
- the local extension of the nitrided portion to the gate region can also effectively prevent oxygen from diffusing from the junction between the gate stack 303 and the high-k dielectric layer 305 to the inner non-nitrided high-k dielectric layer 305.
- step S203 is performed to form a sidewall spacer around the gate.
- a spacer 307 is formed around the gate stack 303 for subsequent semiconductor fabrication processes.
- the material of the spacer 307 may be Si0 2 , Si 3 N 4 , SiON or a combination thereof, preferably a silicon nitride material, and the thickness thereof is, for example, in the range of 7-40 nm.
- the bonding region of the sidewall spacer 307 and the nitrided high-k dielectric layer 306 becomes a critical region for suppressing diffusion of oxygen into the high-k dielectric layer as a gate dielectric layer below the gate stack 303 in the horizontal direction.
- step S301 is performed to provide a semiconductor substrate 301 on which a high-k dielectric layer is sequentially formed. 305 and a patterned gate stack 303.
- the structure obtained after the completion of this step S301 is as shown in FIG. 6.
- step S201 of the foregoing first embodiment and the same portions are not repeated.
- step S302 is performed to form a sidewall 307 around the gate stack 303.
- the material of the spacer 307 may be Si0 2 , Si 3 N 4 , SiON or a combination thereof, and the thickness thereof is, for example, in the range of 10 to 100 nm, as shown in FIG.
- step S303 is performed to nitride the high-k dielectric layer on the semiconductor substrate not covered by the gate stack 303 and the sidewall spacers 307, as shown in FIG.
- the nitriding process may employ prior art techniques known to those skilled in the art, such as nitriding the exposed surface of the high k dielectric layer 305 using a nitrogen containing plasma.
- the nitrogen element content of the nitrogen element content in the nitrided high-k dielectric layer 306 is greater than 10%, that is, the number of nitrogen atoms in the high-k dielectric layer 306 after nitridation accounts for 10% of the total number of atoms. %the above.
- the nitrided high-k dielectric layer 306 may extend below the side wall 307 near the surrounding portion 307 of the spacer 307, but The exposed surface of the high-k dielectric layer 305 is nitrided, and the side of the peripheral portion 308 of the high-k dielectric layer 305 covered by the sidewall spacers 307 is not exposed and is directly nitrided, so that the periphery 308 is nitrided.
- the horizontally extending depth below the sidewall 307 generally does not exceed 3 nm, and does not reach the high-k gate dielectric layer under the gate stack 303, and thus does not cause a decrease in carrier mobility in the channel region of the transistor.
- the extension of the nitrided portion below the sidewall spacers 307 can also effectively prevent oxygen from diffusing from the interface between the sidewall spacers 307 and the high-k dielectric layer 305 to the inner non-nitrided high-k dielectric layer 305. It does not cause re-growth of the high-k dielectric layer 305.
- the bonding area of the side wall 307 and the nitrided high-k dielectric layer 306 becomes a critical area.
- the second embodiment of the present invention differs from the first embodiment mainly in the step of forming the side wall 307.
- the sequence is interchanged with the order of the nitridation steps, both of which can achieve the object of the present invention to prevent oxygen levels from diffusing into the high-k dielectric layer 305 below the gate stack 303.
- the nitridation of the layer causes nitrogen to enter the high-k dielectric layer of the above region and forms an oxygen diffusion barrier layer on the surface thereof, which inhibits the diffusion of oxygen from the horizontal direction into the high-k layer as the gate dielectric layer in the subsequent manufacturing process step.
- the high-k dielectric layer as the gate dielectric layer is not eroded by oxygen diffused from the outside, and the regrowth of the high-k gate dielectric layer is avoided.
- the gate dielectric layer of the semiconductor device is not directly nitrided, the nitride region does not penetrate into the high-k gate dielectric layer, so the nitridation process does not cause carrier migration in the channel region of the transistor. The reduction in rate optimizes the performance of the semiconductor device.
- Performing a conventional semiconductor fabrication process such as performing ion implantation to form an extension region and/or a halo region, after completing the sidewall spacer 307 forming step and the nitridation step according to the first embodiment or the second embodiment; Forming a second spacer (having a thickness of, for example, 7-40 nm) around the pole to prevent a short circuit between the silicide of the source/drain and/or the source/drain regions and the channel in the final semiconductor device; And/or ion implantation to form a source/drain.
- the high-k dielectric layers 305 and/or 306 are not etched away, when forming the patterned gate stack 303, and for example by anisotropic engraving When etched to form the spacer 307, the high-k dielectric layer can be used as an etch barrier, thereby reducing the number of masks and simplifying the process.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/063,907 US20130119484A1 (en) | 2010-07-30 | 2011-02-27 | Semiconductor device and method for manufacturing the same |
CN2011900000656U CN202651070U (zh) | 2010-07-30 | 2011-02-27 | 一种半导体器件 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010102405517A CN102347226A (zh) | 2010-07-30 | 2010-07-30 | 一种半导体器件及其制造方法 |
CN201010240551.7 | 2010-07-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2012013035A1 true WO2012013035A1 (zh) | 2012-02-02 |
Family
ID=45529389
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2011/071347 WO2012013035A1 (zh) | 2010-07-30 | 2011-02-27 | 一种半导体器件及其制造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20130119484A1 (zh) |
CN (2) | CN102347226A (zh) |
WO (1) | WO2012013035A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109087893B (zh) * | 2017-06-13 | 2021-06-22 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制备方法、电子装置 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1875463A (zh) * | 2003-11-08 | 2006-12-06 | 先进微装置公司 | 于晶体管工艺中整合高k栅极电介质的方法 |
US7507632B2 (en) * | 2006-02-06 | 2009-03-24 | Renesas Technology Corp. | Semiconductor device and manufacturing method thereof |
CN101663755A (zh) * | 2007-05-02 | 2010-03-03 | 国际商业机器公司 | 具有高k栅极电介质的cmos电路 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003249649A (ja) * | 2002-02-26 | 2003-09-05 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2003258242A (ja) * | 2002-03-07 | 2003-09-12 | Fujitsu Ltd | 半導体装置およびその製造方法 |
US8323754B2 (en) * | 2004-05-21 | 2012-12-04 | Applied Materials, Inc. | Stabilization of high-k dielectric materials |
DE102004044667A1 (de) * | 2004-09-15 | 2006-03-16 | Infineon Technologies Ag | Halbleiterbauelement sowie zugehöriges Herstellungsverfahren |
CN101192528A (zh) * | 2006-11-29 | 2008-06-04 | 联华电子股份有限公司 | 栅极制作方法 |
-
2010
- 2010-07-30 CN CN2010102405517A patent/CN102347226A/zh active Pending
-
2011
- 2011-02-27 WO PCT/CN2011/071347 patent/WO2012013035A1/zh active Application Filing
- 2011-02-27 CN CN2011900000656U patent/CN202651070U/zh not_active Expired - Lifetime
- 2011-02-27 US US13/063,907 patent/US20130119484A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1875463A (zh) * | 2003-11-08 | 2006-12-06 | 先进微装置公司 | 于晶体管工艺中整合高k栅极电介质的方法 |
US7507632B2 (en) * | 2006-02-06 | 2009-03-24 | Renesas Technology Corp. | Semiconductor device and manufacturing method thereof |
CN101663755A (zh) * | 2007-05-02 | 2010-03-03 | 国际商业机器公司 | 具有高k栅极电介质的cmos电路 |
Also Published As
Publication number | Publication date |
---|---|
US20130119484A1 (en) | 2013-05-16 |
CN102347226A (zh) | 2012-02-08 |
CN202651070U (zh) | 2013-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1711959B1 (en) | Transistor with doped gate dielectric and method of manufacturing the same | |
US7446379B2 (en) | Transistor with dopant-bearing metal in source and drain | |
TWI429025B (zh) | 製造半導體元件的方法與半導體元件 | |
US8193586B2 (en) | Sealing structure for high-K metal gate | |
JP2008300779A (ja) | 半導体装置及びその製造方法 | |
EP3316290A1 (en) | Semiconductor structure and fabrication method thereof | |
WO2011036841A1 (ja) | 半導体装置及びその製造方法 | |
GB2489067A (en) | Transistor and manufacturing method thereof | |
US8921171B2 (en) | Method for forming gate structure, method for forming semiconductor device, and semiconductor device | |
WO2011021316A1 (ja) | 半導体装置及びその製造方法 | |
WO2012167598A1 (zh) | 半导体器件的制备方法 | |
WO2014012266A1 (zh) | 栅极结构的形成方法、半导体器件的形成方法以及半导体器件 | |
US10658512B2 (en) | Fin field effect transistor and fabrication method thereof | |
JP4040602B2 (ja) | 半導体装置 | |
WO2012013035A1 (zh) | 一种半导体器件及其制造方法 | |
US20100123200A1 (en) | Semiconductor device and method of manufacturing the same | |
US7157343B2 (en) | Method for fabricating semiconductor device | |
JP2005228761A (ja) | 半導体装置及びその製造方法 | |
JP2005064052A (ja) | 半導体装置の製造方法 | |
US20120018814A1 (en) | Semiconductor device and method of manufacturing the same | |
TWI402920B (zh) | 半導體裝置及其製造方法 | |
JP2011238655A (ja) | 半導体装置の製造方法 | |
KR20040088266A (ko) | 산소 확산방지막 스페이서를 채택하는 모스 트랜지스터 및그 제조방법 | |
KR100752197B1 (ko) | 반도체 소자의 제조 방법 | |
US20050205899A1 (en) | Method for fabricating semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201190000065.6 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13063907 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11811737 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 11811737 Country of ref document: EP Kind code of ref document: A1 |