WO2010137248A1 - Dispositif d'affichage à plasma et procédé de commande de panneau d'affichage à plasma - Google Patents

Dispositif d'affichage à plasma et procédé de commande de panneau d'affichage à plasma Download PDF

Info

Publication number
WO2010137248A1
WO2010137248A1 PCT/JP2010/003229 JP2010003229W WO2010137248A1 WO 2010137248 A1 WO2010137248 A1 WO 2010137248A1 JP 2010003229 W JP2010003229 W JP 2010003229W WO 2010137248 A1 WO2010137248 A1 WO 2010137248A1
Authority
WO
WIPO (PCT)
Prior art keywords
period
sustain
potential
scan
electrode
Prior art date
Application number
PCT/JP2010/003229
Other languages
English (en)
Japanese (ja)
Inventor
井土眞澄
若林俊一
Original Assignee
パナソニック株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by パナソニック株式会社 filed Critical パナソニック株式会社
Publication of WO2010137248A1 publication Critical patent/WO2010137248A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/296—Driving circuits for producing the waveforms applied to the driving electrodes
    • G09G3/2965—Driving circuits for producing the waveforms applied to the driving electrodes using inductors for energy recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0218—Addressing of scan or signal lines with collection of electrodes in groups for n-dimensional addressing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge

Definitions

  • the present invention relates to a plasma display device which is an image display device using an AC plasma display panel and a driving method of the plasma display panel.
  • a typical AC surface discharge panel as a plasma display panel includes a front substrate on which a plurality of display electrode pairs each formed of a pair of scan electrodes and sustain electrodes are formed, and data electrodes Are arranged opposite to the rear substrate on which a plurality of are formed.
  • a discharge cell is formed in a portion where the display electrode pair and the data electrode face each other. Color display is performed by generating gas discharge in each discharge cell of such a panel and exciting and emitting phosphors of each color.
  • a subfield method is generally used in which one field period is divided into a plurality of subfields, and a discharge cell is caused to emit light or not emit light in each subfield to perform gradation display.
  • Each subfield has, for example, an initialization period, a writing period, and a sustain period.
  • initializing period initializing discharge is generated, and wall charges necessary for the subsequent writing operation are formed on each electrode.
  • write period a scan pulse is applied to the scan electrode and a write pulse is selectively applied to the data electrode to generate a write discharge and form wall charges.
  • a sustain pulse is alternately applied to the display electrode pair, a sustain discharge is generated in the discharge cell that has caused the write discharge, and the phosphor layer of the corresponding discharge cell is caused to emit light, thereby displaying an image.
  • Patent Document 1 describes a driving method in which sustain pulses having different voltage values are applied to scan electrodes and sustain electrodes to generate sustain discharge stably.
  • Patent Document 2 discloses a scan electrode driving circuit that simplifies the circuit by applying a positive scan pulse to each scan electrode and applying a negative write pulse to a data electrode.
  • JP 2006-259061 A JP-A-11-316570
  • the drive voltage waveform tends to be complicated.
  • the scan electrode drive circuit is complicated, but the number of necessary potentials is increased and the power supply is increased.
  • the circuit also tended to be complicated.
  • the scan electrode drive circuit is simplified, the drive voltage waveform that can be realized is limited, and stable discharge control tends to be difficult. Thus, it has been difficult to achieve both stable discharge control and simplification of the drive circuit.
  • the present invention has been made in view of these problems, and provides a plasma display device and a plasma display panel driving method capable of simplifying a driving circuit and further realizing stable discharge control. With the goal.
  • the plasma display apparatus of the present invention is arranged such that a plurality of display electrode pairs each consisting of a pair of scan electrodes and sustain electrodes and a plurality of data electrodes intersect with a gap, A plasma display panel having a plurality of discharge cells each having the display electrode pair and the data electrode forming the gap and having the gap as a discharge space; and a drive circuit for driving the plasma display panel.
  • the drive circuit includes a scan electrode drive circuit that drives the scan electrode, a sustain electrode drive circuit that drives the sustain electrode, and a data electrode drive circuit that drives the data electrode, and the sustain electrode drive circuit includes: An address period during which an address operation is performed to generate the address discharge in the discharge cells to be lit, and an address discharge is generated.
  • each of the subfields of one field period configured using a plurality of subfields having a sustain period for causing the discharge cells to emit light
  • a period of one period from the first potential to the first A rising period rising to a second potential higher than the first potential, a high period holding the second potential, a falling period falling from the second potential to the first potential, and the first A sustain side sustain pulse composed of a low period for holding a potential is applied to the sustain electrode, and only a potential equal to one of the first potential and the second potential is applied in a period other than the sustain period.
  • the scan electrode driving circuit is configured to be applied to the sustain electrode, and the scan electrode driving circuit has a cycle different from that of the sustain-side sustain pulse in the sustain period of each subfield.
  • the sustain electrode is configured to apply a sustain pulse to the scan electrode, and the sustain electrode drive circuit and the scan electrode drive circuit have an amplitude that is a difference between the first potential and the second potential of the sustain side sustain pulse. Is smaller than the amplitude of the sustain pulse on the scanning side.
  • the scan-side sustain pulse includes a rising period in which a period of one period rises from a third potential to a fourth potential higher than the third potential, a high period in which the fourth potential is held,
  • the sustaining electrode driving circuit and the scanning electrode driving circuit are configured by a falling period falling from the fourth potential to the third potential and a low period holding the third potential.
  • the rising period of the sustain side sustain pulse that follows the low period of the sustain side sustain pulse including the first period ends, and the low period of the scan side sustain pulse overlaps the high period of the sustain side sustain pulse.
  • the sustain pulse of the scan side sustain pulse following the low period of the scan side sustain pulse including the second period before the fall period of the sustain side sustain pulse following the high period of the sustain side sustain pulse ends. It is preferable to end the rising period in order to realize stable discharge control.
  • the drive circuit divides the plurality of display electrode pairs into a plurality of display electrode pair groups, and uses one subfield having a plurality of subfields having the write period and the sustain period for each display electrode pair group.
  • the plasma display panel is driven so that the duration of the subfield sustain period does not exceed Tw ⁇ (N ⁇ 1) / N. Therefore, it is possible to secure a sufficient number of subfields for ensuring image quality and to drive with sufficient luminance.
  • the sustain electrode driving circuit can be simplified, which is preferable for realizing more stable discharge control.
  • a plurality of display electrode pairs each consisting of a pair of scan electrodes and sustain electrodes and a plurality of data electrodes are arranged so as to intersect with a gap.
  • a plurality of discharge cells having the gap as a discharge space, the scan electrode being driven by a scan electrode drive circuit, and the sustain electrode being driven by a sustain electrode drive circuit
  • a period of one period holds the second potential and a rising period in which the first potential rises to a second potential higher than the first potential
  • the sustain electrode drive circuit generates a sustain-side sustain pulse composed of a high period during which the sustain
  • the sustain electrode is applied to the sustain electrode, and the sustain electrode driving circuit applies only the potential equal to one of the first potential and the second potential to the sustain electrode in a period other than the sustain period.
  • the scan electrode drive circuit supplies the scan electrode with a scan side sustain pulse having the same period and a different phase from the sustain side sustain pulse, and the sustain side sustain pulse Amplitude which is a difference between the second potential and the first potential, it is desirable to the smaller than the amplitude of the scanning sustain pulse.
  • the scan-side sustain pulse includes a rising period in which a period of one period rises from a third potential to a fourth potential higher than the third potential, a high period in which the fourth potential is held, A falling period falling from the fourth potential to the third potential; and a low period holding the third potential.
  • the high period of the scan side sustain pulse and the low period of the sustain side sustain pulse Before the falling period of the scan-side sustain pulse that follows the high period of the scan-side sustain pulse including the first period that overlaps the period, the sustain-side sustain pulse that includes the first period is low.
  • the sustain-side sustain pulse high period includes a second period in which a rising period of the sustain-side sustain pulse following the period ends and a low period of the scan-side sustain pulse overlaps a high period of the sustain-side sustain pulse Said maintenance following Before the end of the sustain pulse falling period, a stable discharge may be performed by ending the rise period of the scan-side sustain pulse following the low period of the scan-side sustain pulse including the second period. This is preferable for realizing the control.
  • the plurality of display electrode pairs are divided into a plurality of display electrode pair groups, and for each display electrode pair group, one field period is divided using a plurality of subfields having the write period and the sustain period,
  • the sustain period of each subfield of each display electrode pair group By driving the plasma display panel so that the time does not exceed Tw ⁇ (N ⁇ 1) / N, a sufficient number of subfields to ensure image quality can be obtained even for ultra-high definition PDPs. Can be ensured, and can be driven with sufficient luminance.
  • the sustain electrode driving circuit can be simplified, which is preferable for realizing more stable discharge control.
  • FIG. 1 is an exploded perspective view showing a structure of a PDP used in Embodiment 1 of the present invention.
  • FIG. 2 is an electrode array diagram of the PDP used in Embodiment 1 of the present invention.
  • FIG. 3 is a circuit block diagram of the plasma display device in accordance with the first exemplary embodiment of the present invention.
  • FIG. 4 is a circuit diagram showing details of the sustain electrode driving circuit of the plasma display device in accordance with the first exemplary embodiment of the present invention.
  • FIG. 5 is a drive voltage waveform diagram applied to each electrode of the PDP in Embodiment 1 of the present invention.
  • FIG. 6 is a drive voltage waveform diagram showing details of the scan-side sustain pulse and sustain-side sustain pulse of the plasma display device in accordance with the first exemplary embodiment of the present invention.
  • FIG. 7 is an electrode array diagram of the PDP used in the second embodiment of the present invention.
  • FIG. 8 is a diagram for explaining a method for setting the subfield configuration of the plasma display device in accordance with the second exemplary embodiment of the present invention.
  • FIG. 9 is a drive voltage waveform diagram applied to each electrode of the PDP in the second embodiment of the present invention.
  • FIG. 10 is a circuit diagram showing details of the sustain electrode drive circuit of the plasma display device in accordance with the second exemplary embodiment of the present invention.
  • FIG. 1 is an exploded perspective view showing a structure of a PDP 10 used in the embodiment of the present invention.
  • a plurality of display electrode pairs 14 made up of scanning electrodes 12 and sustaining electrodes 13 are formed.
  • a dielectric layer 15 is formed so as to cover the scan electrode 12 and the sustain electrode 13, and a protective layer 16 is formed on the dielectric layer 15.
  • a plurality of data electrodes 22 are formed on the rear substrate 21, a dielectric layer 23 is formed so as to cover the data electrodes 22, and a grid-like partition wall 24 is formed thereon.
  • a phosphor layer 25 that emits red, green, and blue light is provided on the side surface of the partition wall 24 and on the dielectric layer 23.
  • the front substrate 11 and the rear substrate 21 are arranged to face each other so that the display electrode pair 14 and the data electrode 22 cross each other with a minute discharge space interposed therebetween, and the outer peripheral portion thereof is a sealing material (not shown) such as a glass frit. Z).
  • a sealing material such as a glass frit. Z.
  • a mixed gas of neon and xenon is enclosed as a discharge gas.
  • the discharge space is partitioned into a plurality of sections by barrier ribs 24, and discharge cells are formed at portions where display electrode pairs 14 and data electrodes 22 intersect. These discharge cells discharge and emit light to display an image.
  • the structure of the PDP 10 is not limited to that described above, and for example, a structure having a stripe-shaped partition wall instead of the cross-beam-shaped partition wall 24 may be used.
  • FIG. 2 is an electrode array diagram of the PDP 10 used in the embodiment of the present invention.
  • n scan electrodes SC1 to SCn (scan electrode 12 in FIG. 1) and n sustain electrodes SU1 to SUn (sustain electrode 13 in FIG. 1) long in the row direction are arranged, and m long in the column direction.
  • Data electrodes D1 to Dm (data electrodes 22 in FIG. 1) are arranged.
  • m ⁇ n discharge cells are formed.
  • FIG. 3 is a circuit block diagram of plasma display device 30 in accordance with the exemplary embodiment of the present invention.
  • the plasma display device 30 includes a PDP 10, an image signal processing circuit 31, a data electrode drive circuit 32, a scan electrode drive circuit 33, a sustain electrode drive circuit 34, a timing generation circuit 35, and a power supply circuit 36.
  • the image signal processing circuit 31 converts the input image signal into image data indicating light emission / non-light emission for each subfield.
  • the data electrode drive circuit 32 converts the image data for each subfield into signals corresponding to the data electrodes D1 to Dm, and applies the signals to the data electrodes D1 to Dm based on the timing signal from the timing generation circuit 35. Thus, the data electrodes D1 to Dm are driven.
  • the timing generation circuit 35 generates various timing signals for controlling the operation of each circuit based on the horizontal synchronization signal and the vertical synchronization signal, and supplies them to the respective circuits 32, 33 and 34.
  • Scan electrode drive circuit 33 drives each of scan electrodes SC1 to SCn based on the applied timing signal
  • sustain electrode drive circuit 34 drives sustain electrodes SU1 to SUn based on the applied timing signal.
  • the power supply circuit 36 includes various power supplies that supply power to each circuit block including the sustain electrode drive circuit 34.
  • FIG. 4 is a circuit diagram showing details of sustain electrode drive circuit 34 of plasma display device 30 in accordance with the exemplary embodiment of the present invention.
  • the sustain electrode drive circuit 34 includes a pulse generator 40.
  • the pulse generator 40 includes a transistor Q42 as a switching element for applying a potential Vs2 to the sustain electrodes SU1 to SUn, a transistor Q43 as a switching element for applying a potential of 0 (V) to the sustain electrodes SU1 to SUn, And a power recovery unit 41 for recovering electric power when a sustain pulse (sustain-side sustain pulse) is applied to sustain electrodes SU1 to SUn.
  • the power recovery unit 41 includes a capacitor C1 for power recovery, transistors Q44 and Q45, diodes D1 and D2 for backflow prevention, and a resonance inductor L1.
  • the sustain pulse rises and falls by causing LC resonance between the “interelectrode capacitance Cp”) and the inductor L1.
  • the electric charge stored in the power recovery capacitor C1 is moved to the interelectrode capacitance Cp via the transistor Q44, the diode D1, and the inductor L1.
  • the sustain pulse falls, the electric charge stored in the interelectrode capacitance Cp is returned to the power recovery capacitor C1 via the inductor L1, the diode D2, and the transistor Q45.
  • the voltage clamp unit constituted by the transistors Q42 and Q43 connects the sustain electrodes SU1 to SUn to the power source and clamps them to the potential Vs2 by turning on the transistor Q42 while the transistor Q43 is non-conductive. Further, when the transistor Q42 is turned off and the transistor Q43 is turned on, the sustain electrodes SU1 to SUn are grounded and clamped to 0 (V).
  • sustain electrode drive circuit 34 applies sustain pulses (sustain-side sustain pulses) to sustain electrodes SU1 to SUn during the sustain period described later by controlling transistors Q42 to Q45. Further, the latter half of the initialization period in which the all-cell initialization operation described later is performed, the initialization period in which the selective initialization operation is performed, and the writing period are maintained by turning on the transistor Q42 while the transistor Q43 is in a non-conductive state. In the first half of the initializing period in which the electrodes SU1 to SUn are held at the potential Vs2 and the all-cell initializing operation is performed, the transistor Q42 is turned off and the sustaining electrodes SU1 to SUn are set to 0 (V). Hold on.
  • sustain pulses stain-side sustain pulses
  • the transistors Q42 to Q45 described above can be configured using generally known elements such as MOSFETs and IGBTs.
  • the plasma display device 30 performs gradation display by dividing the one-field period into a plurality of subfields and controlling light emission / non-light emission of each discharge cell for each subfield.
  • Each subfield has an initialization period, a writing period, and a sustain period.
  • initializing discharge is generated in the discharge cell in order to make the inside of the discharge cell in a charged state capable of writing discharge, and wall charges necessary for the subsequent writing discharge are formed on each electrode.
  • scanning pulses are sequentially applied to the scanning electrodes and writing pulses are applied to the data electrodes based on the image signal to selectively generate a writing discharge in the discharge cells to be emitted and form wall charges necessary for the subsequent sustain discharge.
  • a scan-side sustain pulse is alternately applied to the scan electrode, and a sustain-side sustain pulse is alternately applied to the sustain electrode, and a sustain discharge is generated in the discharge cell that has generated the write discharge to emit light.
  • one field is divided into, for example, first to ten ten subfields (first SF, second SF,..., Tenth SF), and each subfield is, for example, (1 2, 3, 6, 11, 18, 30, 44, 60, 80).
  • first SF first SF
  • second SF second SF
  • Tenth SF Tenth SF
  • each subfield is, for example, (1 2, 3, 6, 11, 18, 30, 44, 60, 80).
  • an all-cell initializing operation for generating an initializing discharge in all the discharge cells is performed
  • a discharge cell in which a sustain discharge is performed in the immediately preceding subfield.
  • a selective initializing operation for generating an initializing discharge is performed.
  • the number of subfields and the luminance weight of each subfield are not limited to the above values.
  • the structure which switches a subfield structure based on an image signal etc. may be sufficient.
  • FIG. 5 is a drive voltage waveform diagram applied to each electrode of the PDP 10 in the embodiment of the present invention, and shows drive voltage waveforms in the first SF (first subfield) and the second SF (second subfield).
  • Scan electrodes SC1 to SCn are supplied with the drive voltage shown in FIG. 5 from scan electrode drive circuit 33, and sustain electrodes SU1 to SUn are supplied with the drive voltage shown in FIG. 5 from sustain electrode drive circuit 34, and data electrodes D1 to A drive voltage shown in FIG. 5 is applied to Dm from the data electrode drive circuit 32.
  • a potential of 0 (V) is applied to the data electrodes D1 to Dm, and a potential of 0 (V) is applied to the sustain electrodes SU1 to SUn.
  • Scan electrodes SC1 to SCn are given an upward ramp waveform potential that gradually rises from sustain potential SU1 to SUn from potential Vi1 that is equal to or lower than the discharge start voltage to potential Vi2 that exceeds the discharge start voltage.
  • the wall voltage on the electrode represents a voltage generated by wall charges accumulated on the dielectric layer covering the electrode, the protective layer, the phosphor layer, and the like.
  • the potential Vs2 is applied to the sustain electrodes SU1 to SUn.
  • Scan electrodes SC1 to SCn are applied with sustain waveform SU1 to SUn having a downward slope waveform potential that gently falls from potential Vi3 that is equal to or lower than the discharge start voltage to potential Vi4 that exceeds the discharge start voltage.
  • the potential Vi4 is a negative potential.
  • a weak initializing discharge occurs between scan electrodes SC1 to SCn and sustain electrodes SU1 to SUn, and between scan electrodes SC1 to SCn and data electrodes D1 to Dm. Then, the negative wall voltage on scan electrodes SC1 to SCn and the positive wall voltage on sustain electrodes SU1 to SUn are weakened, and the positive wall voltage on data electrodes D1 to Dm is adjusted to a value suitable for the write operation. Is done. That is, the inside of each discharge cell is in a charged state capable of writing discharge.
  • the potential Vs2 is continuously applied to the sustain electrodes SU1 to SUn, and the potential Vc is applied to the scan electrodes SC1 to SCn.
  • the potential difference at the intersection between the data electrode Dk and the scan electrode SC1 is obtained by adding the magnitude of the wall voltage on the data electrode Dk and the magnitude of the wall voltage on the scan electrode SC1 to the externally applied voltage (Vd ⁇ Va). Exceeding the discharge start voltage. Then, a discharge starts between data electrode Dk and scan electrode SC1, progresses to a discharge between sustain electrode SU1 and scan electrode SC1, and an address discharge is generated. As a result, a positive wall voltage is generated on scan electrode SC1, a negative wall voltage is generated on sustain electrode SU1, and a negative wall voltage is also generated on data electrode Dk.
  • a scan pulse is given to the scan electrode SC2 in the second row, and a write pulse is given to the data electrode Dk corresponding to the discharge cell to be lit in the second row.
  • a scan pulse at the potential Va is sequentially applied to the scan electrodes SC3 to SCn, and a write pulse is applied to the data electrode Dk corresponding to the discharge cell to be lit to selectively emit light to the discharge cell to be lit.
  • Write discharge is generated to form wall charges. In this way, the write operation is repeated until the discharge cell in the nth row is reached.
  • a scan-side sustain pulse whose peak value is potential Vs1 is alternately applied to scan electrodes SC1 to SCn, and a sustain-side sustain pulse whose peak value is potential Vs2 is alternately applied to sustain electrodes SU1 to SUn.
  • the sustain discharge is continuously generated in the discharge cell in which the address discharge is generated in step.
  • FIG. 6 is a drive voltage waveform diagram showing details of the scan-side sustain pulse and the sustain-side sustain pulse of the plasma display device 30 according to the embodiment of the present invention.
  • a scan-side sustain pulse having a peak value of potential Vs1 is applied to scan electrodes SC1 to SCn. Then, after the rising period of the scan-side sustain pulse ends, a potential of 0 (V) is applied to sustain electrodes SU1 to SUn.
  • the potential difference between the scan electrode SCi and the sustain electrode SUi is such that the sustain pulse voltage (Vs) has the wall voltage on the scan electrode SCi and the wall voltage on the sustain electrode SUi. And exceeds the discharge start voltage.
  • Vs sustain pulse voltage
  • a sustain discharge occurs between scan electrode SCi and sustain electrode SUi, and phosphor layer 25 emits light by the ultraviolet rays generated at this time.
  • a negative wall voltage is generated on scan electrode SCi
  • a positive wall voltage is generated on sustain electrode SUi.
  • a positive wall voltage is generated on the data electrode Dk.
  • a sustain-side sustain pulse having a peak value of potential Vs2 is applied to sustain electrodes SU1 to SUn. Then, after the rising period of the sustain-side sustain pulse ends, a potential of 0 (V) is applied to scan electrodes SC1 to SCn.
  • the potential difference between the sustain electrode SUi and the scan electrode SCi exceeds the discharge start voltage, so that the sustain discharge occurs again between the sustain electrode SUi and the scan electrode SCi, and the sustain electrode A negative wall voltage is generated on SUi, and a positive wall voltage is generated on scan electrode SCi.
  • a scan-side sustain pulse is applied to scan electrodes SC1 to SCn
  • a sustain-side sustain pulse is applied to sustain electrodes SU1 to SUn by the number corresponding to the luminance weight alternately, and discharge cells in which an address discharge is generated in the address period Sustain discharge is generated continuously.
  • the scan-side sustain pulse applied to scan electrodes SC1 to SCn and the sustain-side sustain pulse applied to sustain electrodes SU1 to SUn have a period of one period, a rising period, a high period, a falling period, and a low period, respectively. And the potential in the high period is different.
  • the scan-side sustain pulse and the sustain-side sustain pulse have the same period, but are out of phase by 180 degrees.
  • the selective initializing operation is an operation for selectively performing initializing discharge on the discharge cells that have undergone the sustain operation in the sustain period of the immediately preceding subfield.
  • the subsequent operation in the writing period of the second SF is the same as the operation in the writing period of the first SF, and the operation in the sustaining period is the same as the operation in the sustaining period of the first SF except for the number of sustaining pulses, and thus description thereof is omitted.
  • the operation is the same as that of the second SF except for the number of sustain pulses.
  • the potential Vi1 is 180 (V)
  • the potential Vi2 is 420 (V)
  • the potential Vi3 is 180 (V)
  • the potential Vi4 is ⁇ 95 (V)
  • the potential Va is ⁇ 100 (V).
  • the potential Vc is 0 (V)
  • the potential Vs1 is 210 (V)
  • the potential Vs2 is 150 (V).
  • the slopes of the rising slope waveform potential and the falling slope waveform potential applied to scan electrodes SC1 to SCn are both 10 (V / ⁇ sec.) Or less.
  • the potential Vd applied to the data electrodes D1 to Dm is 70 (V).
  • these values are not limited to the above-described values, and are desirably set optimally based on the discharge characteristics of the PDP and the specifications of the plasma display device.
  • the potentials applied to the sustain electrodes SU1 to SUn in the periods other than the sustain period are Vs2 and 0 (V), and the sustain electrode is maintained in the sustain period.
  • the potentials applied to SU1 to SUn are also Vs2 and 0 (V).
  • the potential applied to the sustain electrodes SU1 to SUn in the period other than the sustain period is only a potential equal to either the high level potential (potential Vs2) or the low level potential (0 V) of the sustain side sustain pulse applied in the sustain period.
  • the sustain electrode drive circuit 34 has the transistor Q42 connected to the high-potential-side power source that supplies the potential Vs2, except for the power recovery unit 41, and 0 (V). It is only necessary to include a clamp portion including a transistor Q43 connected to a low-potential-side power supply that supplies the potential, so that the circuit configuration of the sustain electrode drive circuit 34 can be simplified. For example, when a potential other than the high level potential (potential Vs2) and the low level potential (0 V) of the sustain side sustain pulse is applied to the sustain electrodes SU1 to SUn during the initialization period or the writing period, Although a circuit for applying a potential is required, such a circuit is not necessary in this embodiment.
  • the peak value of the scan-side sustain pulse is the value of the potential Vs1 (for example, 210V), and the peak value of the sustain-side sustain pulse is the value of the potential Vs2 (for example, 150V).
  • the peak value (amplitude) of the sustain pulse is smaller than the peak value (amplitude) of the scan-side sustain pulse.
  • the fall of the sustain side sustain pulse applied to sustain electrodes SU1 to SUn after the rise period of the scan side sustain pulse applied to scan electrodes SC1 to SCn ends. The period is started, and after the rising period of the sustain side sustain pulse applied to the sustain electrodes SU1 to SUn, the falling period of the scan side sustain pulse applied to the scan electrodes SC1 to SCn is started.
  • a sustain discharge is generated in response to the fall of the scan side sustain pulse and the sustain side sustain pulse. Therefore, a sustain discharge can be generated between scan electrode SCi and sustain electrode SUi without inducing an erase discharge between scan electrode SCi and data electrode Dk or an erase discharge between sustain electrode SUi and data electrode Dk. Sustained discharge can be realized.
  • the sustain-side sustain pulse falling period starts, and the sustain-side sustain pulse rise period ends. Later, the falling period of the scan-side sustain pulse is started.
  • the rising period of the sustain-side sustain pulse may be ended before the falling period of the scan-side sustain pulse ends, and the rising period of the scan-side sustain pulse may be ended before the falling period of the sustain-side sustain pulse ends. That is, the high period of the scan-side sustain pulse including the first period in which the high period of the scan-side sustain pulse (the period in which the potential is Vs1) and the low period of the sustain-side sustain pulse (the period in which the potential is 0 V) overlap.
  • the rise period of the sustain-side sustain pulse following the low period of the sustain-side sustain pulse including the first period ends, and the low period of the scan-side sustain pulse
  • the rising period of the scan-side sustain pulse that follows the low period of the scan-side sustain pulse including the second period may be ended. As a result, a sustain discharge is generated when the scan-side sustain pulse falls and when the sustain-side sustain pulse falls.
  • the potential of the scan electrodes SC1 to SCn is changed to the peak value ( Vs1) is raised to 50% or more, and before the potentials of scan electrodes SC1 to SCn drop to 50% or less of the peak value (Vs1) of the scan-side sustain pulse, the potentials of sustain electrodes SU1 to SUn It may be raised to 50% or more of the peak value (Vs2).
  • Stable sustain discharge can also be realized by applying a sustain pulse to the display electrode pair at such timing.
  • FIG. 7 is an electrode array diagram of the ultra-high definition PDP 10 used in the second embodiment of the present invention.
  • scan electrodes SC1 to SCn scan electrode 12 in FIG. 1
  • sustain electrodes SU1 to SUn sustain electrode 13 in FIG. 1 long in the row direction
  • m data electrodes D1 to D long in the column direction are arranged.
  • Dm data electrode 22 in FIG. 1 is arranged.
  • M ⁇ n are formed.
  • the 2160 display electrode pairs including the scan electrodes SC1 to SC2160 and the sustain electrodes SU1 to SU2160 are divided into a plurality of display electrode pair groups.
  • a method for determining the number of display electrode pair groups will be described later, and in the second embodiment, description will be made assuming that PDP 10 is divided into two display electrode pair groups by dividing the PDP 10 into two vertically. As shown in FIG. 7, the display electrode pair located in the upper half of the PDP 10 is a first display electrode pair group, and the display electrode pair located in the lower half of the PDP 10 is a second display electrode pair group.
  • 1080 scan electrodes SC1 to SC1080 and 1080 sustain electrodes SU1 to SU1080 belong to the first display electrode pair group
  • 1080 scan electrodes SC1081 to SC2160 and 1080 sustain electrodes SU1081 to SU2160 are the second. It belongs to the display electrode pair group.
  • FIG. 8 is a diagram for explaining a method for setting the subfield configuration of the plasma display device in accordance with the second exemplary embodiment of the present invention.
  • the vertical axis represents scan electrodes SC1 to SC2160
  • the horizontal axis represents time.
  • the timing for performing the write operation is indicated by a solid line
  • the timing of the sustain period and the erase period described later is indicated by hatching.
  • the time for one field period is 16.7 (msec.).
  • an initializing period for generating initializing discharges simultaneously in all the discharge cells is provided.
  • the time required for the initialization period is set to 500 ( ⁇ sec.).
  • the time Tw required to sequentially apply the scan pulses to the scan electrodes SC1 to SC2160 is estimated. At this time, it is desirable to apply the scan pulse as short as possible and continuously as possible so that the writing operation is continuously performed.
  • the number of display electrode pair groups is determined based on the required number of sustain pulses.
  • the number N of display electrode pair groups is obtained based on the following formula using the time Tw required to perform the write operation once for all the scan electrodes and the maximum time Ts required to give the sustain pulse.
  • 1512 / (1512 ⁇ 600) 1.66
  • the above formula is satisfied even when the number N of display electrode pair groups is set to a value of 3 or more.
  • the number of display electrode pair groups is N.
  • Tw in the above formula is a time required for performing one write operation on the discharge cells (all discharge cells) corresponding to all the display electrode pairs.
  • the writing operation is a writing process for generating a writing discharge in the discharge cells to emit light.
  • the display electrode pairs are divided into two display electrode pair groups as shown in FIG. Then, as shown in FIG. 8D, a sustain period for applying a sustain pulse is provided after writing of the scan electrodes belonging to each group.
  • Ts the maximum time required to give the sustain pulse is very important in determining the driving method of the PDP 10 and the number of display electrode pair groups.
  • N Tw / (Tw ⁇ Ts) Transforming Ts ⁇ Tw ⁇ (N ⁇ 1) / N
  • N 2
  • Tw 1512 ( ⁇ sec.)
  • Ts 600 ( ⁇ sec.).
  • Tw ⁇ (N ⁇ 1) / N 756 ⁇ 600
  • the driving method for driving the PDP 10 and the number of display electrode pair groups can be determined.
  • both the sustaining period and the erasing period are hatched from upper right to lower left. Shown with hatching.
  • the erasing period is ignored, but it is desirable to set so that no writing operation is performed when any of the display electrode pair groups is in the erasing period.
  • FIG. 9 is a diagram showing drive voltage waveforms applied to the respective electrodes of the PDP 10 of the plasma display device in accordance with the second exemplary embodiment of the present invention.
  • “initialization” indicates an initialization period
  • “write” indicates a write period
  • “maintain” indicates a sustain period
  • “erase” indicates an erase period
  • “pause” indicates a pause period.
  • an initializing period for generating an initializing discharge in each discharge cell is provided at the beginning of one field, and thereafter, subfields SF1, SF2,..., SF10 are provided for each display electrode pair group. Is provided.
  • an address period is first provided, a sustain period is provided after the address period, and after the sustain period, the discharge cells discharged in the sustain period are erased.
  • An erasing period for generating discharge is provided. Further, the writing periods for the respective display electrode pair groups are prevented from overlapping.
  • FIG. 9 shows the initialization period, the writing periods of SF1 to SF2 and SF3 for the first display electrode pair group, and SF1 to SF2 for the second display electrode pair group.
  • a potential of 0 (V) is applied to the data electrodes D1 to Dm and the sustain electrodes SU1 to SU2160, respectively, and a ramp waveform potential that gradually increases from the potential Vi1 to the potential Vi2 is applied to the scan electrodes SC1 to SC2160. give. While this ramp waveform potential rises, a weak initializing discharge is generated between scan electrodes SC1 to SC2160, sustain electrodes SU1 to SU2160, and data electrodes D1 to Dm. Negative wall voltage is generated on scan electrodes SC1 to SC2160, and positive wall voltage is generated on data electrodes D1 to Dm and sustain electrodes SU1 to SU2160.
  • the wall voltage on the electrode represents a voltage generated by wall charges accumulated on the dielectric layer covering the electrode, the protective layer, the phosphor layer, and the like.
  • the potential Vd may be applied to the data electrodes D1 to Dm during this period.
  • the potential Vs2 is applied to the sustain electrodes SU1 to SU2160, and the ramp waveform potential that gently decreases from the potential Vi3 to the potential Vi4 is applied to the scan electrodes SC1 to SC2160.
  • a weak initializing discharge is generated between scan electrodes SC1 to SC2160, sustain electrodes SU1 to SU2160, and data electrodes D1 to Dm.
  • the negative wall voltage on scan electrodes SC1 to SC2160 and the positive wall voltage on sustain electrodes SU1 to SU2160 are weakened, and the positive wall voltage on data electrodes D1 to Dm is adjusted to a value suitable for the write operation.
  • potential Vc is applied to scan electrodes SC1 to SC2160.
  • a potential Vs2 is applied to sustain electrodes SU1 to SU1080.
  • a scan pulse having a negative potential Va is applied to the scan electrode SC1
  • the potential difference at the intersection between the data electrode Dk and the scan electrode SC1 is obtained by adding the wall voltage on the data electrode Dk and the wall voltage on the scan electrode SC1 to the difference between the externally applied voltages (Vd ⁇ Va). Exceeding the discharge start voltage.
  • a discharge starts between data electrode Dk and scan electrode SC1, progresses to a discharge between sustain electrode SU1 and scan electrode SC1, and an address discharge is generated.
  • a positive wall voltage is generated on scan electrode SC1
  • a negative wall voltage is generated on sustain electrode SU1
  • a negative wall voltage is also generated on data electrode Dk.
  • an address operation is performed in which an address discharge is generated in the discharge cell to be lit in the first row to generate a wall voltage on each electrode.
  • the voltage at the intersection of the data electrodes D1 to Dm to which the write pulse is not applied and the scan electrode SC1 does not exceed the discharge start voltage, so no write discharge occurs.
  • a scan pulse is given to the scan electrode SC2 in the second row, and a write pulse is given to the data electrode Dk corresponding to the discharge cell to emit light in the second row. Then, an address discharge is generated in the discharge cells in the second row to which the scan pulse and the address pulse are simultaneously applied, and an address operation is performed.
  • the second display electrode pair group is a rest period before the subfield SF1.
  • a potential Vi1 is applied to scan electrodes SC1081 to SC2160 belonging to the second display electrode pair group.
  • the potential Vs2 is applied to the sustain electrodes SU1081 to SU2160.
  • the potential applied to each electrode belonging to the second display electrode pair group is not limited to the above, and another potential in a range where no discharge is generated may be applied.
  • the potential Vs2 is continuously applied to the sustain electrodes SU1081 to SU2160. Then, a scan pulse is applied to scan electrode SC1081, and a write pulse is applied to data electrode Dk corresponding to the discharge cell to emit light. Then, an address discharge is generated between data electrode Dk and scan electrode SC1081, and between sustain electrode SU1081 and scan electrode SC1081. Next, a scan pulse is applied to scan electrode SC1082, and a write pulse is applied to data electrode Dk corresponding to the discharge cell to be lit. Then, an address discharge is generated in the discharge cells in the row 1082 to which the scan pulse and the address pulse are simultaneously applied.
  • the above writing operation is repeated until reaching the discharge cell in the 2160th row, and a write discharge is selectively generated in the discharge cells to be lit to form wall charges.
  • sustain pulses are applied to scan electrodes SC1 to SC1080 and sustain electrodes SU1 to SU1080 belonging to the first display electrode pair group.
  • sustain pulses are alternately applied to cause the discharge cells that have undergone the write discharge to emit light.
  • a scan-side sustain pulse whose peak value is potential Vs1 is applied to scan electrodes SC1 to SC1080, and a potential of 0 (V) is applied to sustain electrodes SU1 to SU1080.
  • the scan-side sustain pulse voltage (Vs1) is added to the difference between the wall voltage on scan electrode SCi and the wall voltage on sustain electrode SUi, and scan electrode SCi and sustain electrode SUi are added.
  • the potential difference from above exceeds the discharge start voltage.
  • a sustain discharge is generated between scan electrode SCi and sustain electrode SUi, and phosphor layer 25 emits light by the ultraviolet rays generated at this time.
  • a potential of 0 (V) is applied to scan electrodes SC1 to SC1080, and a sustain side sustain pulse having a peak value of potential Vs2 is applied to sustain electrodes SU1 to SU1080.
  • V potential of 0
  • a sustain side sustain pulse having a peak value of potential Vs2 is applied to sustain electrodes SU1 to SU1080.
  • sustain pulses are alternately applied to scan electrodes SC1 to SC1080 and sustain electrodes SU1 to SU1080, and a potential difference is applied between the electrodes of the display electrode pair, thereby maintaining the discharge cells in which the write discharge is generated in the write period. Discharging continues and the discharge cell emits light.
  • the sustain pulse alternately applied to the display electrode pair is a sustain pulse having a timing at which the scan electrodes SC1 to SC1080 and the sustain electrodes SU1 to SU1080 are simultaneously at the high level potential. That is, when the potential Vs1 is applied to scan electrodes SC1 to SC1080 and the potential of 0 (V) is applied to sustain electrodes SU1 to SU1080, the potential of scan electrodes SC1 to SC1080 is first changed from potential 0 (V) to potential Vs1. Thereafter, the potentials of sustain electrodes SU1 to SU1080 are lowered from potential Vs2 toward potential 0 (V).
  • the sustain pulses are applied so that the timings at which the scan electrodes SC1 to SC1080 and the sustain electrodes SU1 to SU1080 are simultaneously set to the high level potential are present, so that the scan electrodes SC1 to SC1080 and The sustained discharge can be continued. The reason will be described below.
  • the potential of one electrode of the display electrode pair is raised and then the potential of the other electrode is lowered to give a sustain pulse. Therefore, even if a write pulse is applied to the data electrode, display is performed. There is no risk of a prior discharge between one of the electrode pairs and the data electrode. Therefore, the sustain discharge can be stably continued regardless of the presence or absence of the write pulse.
  • the erasing period is not only for erasing the wall voltage but also for adjusting the wall voltage on the data electrode in preparation for the writing operation in the next writing period, so it is desirable to fix the potential of the data electrode.
  • the writing operation of the second display electrode pair group is stopped in the erasing period of the first display electrode pair group.
  • the first display electrode pair group is in a rest period in which no discharge occurs, and a potential Vs2 is applied to sustain electrodes SU1 to SU1080 after a potential of 0 (V) is applied to scan electrodes SC1 to SC1080.
  • the second display electrode pair group resumes the writing operation, and the first display electrode pair group continues the operation in the pause period until the writing of the scan electrode SC2160 is completed.
  • the first display electrode pair group is in the latter half of the erase period, the potential Vs2 is continuously applied to the sustain electrodes SU1 to SU1080, and the ramp waveform potential falling toward the potential Vi4 is applied to the scan electrodes SC1 to SC1080.
  • the wall voltage on the data electrode is adjusted in preparation for the write operation in the next write period.
  • the writing period starts and the writing operation starts from the scan electrode SC1.
  • the potential Vs2 is continuously applied to the sustain electrodes SU1 to SU1080.
  • Scan electrodes SC1 to SC1080 are sequentially supplied with scan pulses in the same manner as in the write period of SF1, and a write pulse is applied to data electrode Dk to perform an address operation in the discharge cells in the first to 1080th rows.
  • sustain pulses of “60” are alternately applied to scan electrodes SC1081 to SC2160 and sustain electrodes SU1081 to SU2160 to cause the discharge cells that have undergone the write discharge to emit light.
  • the sustain pulse applied alternately to the display electrode pair is a sustain pulse having a timing at which the scan electrodes SC1081 to SC2160 and the sustain electrodes SU1081 to SU2160 are simultaneously at the high level potential.
  • the sustain period there are two erase periods and a rest period.
  • a ramp waveform potential rising toward potential Vr is applied to scan electrodes SC1081 to SC2160, and a positive wall voltage on data electrode Dk is left, and a wall voltage on scan electrode SCi and sustain electrode SUi is left. Is erased.
  • the writing operation of the first display electrode pair group is stopped in the erasing period of the second display electrode pair group.
  • the second display electrode pair group is a rest period in which no discharge occurs, and a potential of 0 (V) is applied to scan electrodes SC1081 to SC2160, and then potential Vs2 is applied to sustain electrodes SU1081 to SU2160.
  • the first display electrode pair group resumes the writing operation, and the second display electrode pair group continues the operation in the pause period until the writing of the scan electrode SC1080 is completed. Thereafter, the second display electrode pair group is in the latter half of the erasing period, the potential Vs2 is continuously applied to the sustain electrodes SU1081 to SU2160, and the ramp waveform potential falling toward the potential Vi4 is applied to the scan electrodes SC1081 to SC2160. The wall voltage on the data electrode is adjusted in preparation for the write operation in the next write period. Immediately thereafter, the writing period starts and the writing operation starts from the scan electrode SC1.
  • the timing of the scan pulse and the write pulse is set so that the write operation is continuously performed in any one of the display electrode pair groups after the initialization period. As a result, ten subfields can be set within one field period.
  • the number of subfields is the maximum number that can be set within one field period in the present embodiment.
  • the driving time can be shortened by arranging the subfield having the smallest luminance weight in the last subfield.
  • the potential Vi1 is 150 (V), the potential Vi2 is 400 (V), the potential Vi3 is 200 (V), the potential Vi4 is ⁇ 150 (V), and the potential Vc is ⁇ 10 (V ),
  • the potential Vb is 150 (V)
  • the potential Va is ⁇ 160 (V)
  • the potential Vs1 is 230 (V)
  • the potential Vr is 230 (V)
  • the potential Vs2 is 170 (V)
  • the potential Vd is 60 (V). is there.
  • the gradient of the rising ramp waveform potential applied to scan electrodes SC1 to SC2160 is 10 (V / ⁇ sec.)
  • the gradient of the falling ramp waveform potential is ⁇ 2 (V / ⁇ sec.).
  • the circuit block diagram of the plasma display device in the second exemplary embodiment of the present invention is the same as that in the first exemplary embodiment, and is shown in FIG.
  • the plasma display device 30 according to the second embodiment includes a PDP 10, an image signal processing circuit 31, a data electrode drive circuit 32, a scan electrode drive circuit 33, a sustain electrode drive circuit 34, a timing generation circuit 35, and a power supply circuit 36. .
  • the image signal processing circuit 31 converts the input image signal into image data indicating light emission / non-light emission for each subfield.
  • the data electrode drive circuit 32 converts the image data for each subfield into signals corresponding to the data electrodes D1 to Dm, and applies the signals to the data electrodes D1 to Dm based on the timing signal from the timing generation circuit 35. Thus, the data electrodes D1 to Dm are driven.
  • the timing generation circuit 35 generates various timing signals for controlling the operation of each circuit based on the horizontal synchronization signal and the vertical synchronization signal, and supplies them to the respective circuits 32, 33 and 34.
  • Scan electrode drive circuit 33 drives each of scan electrodes SC1 to SCn based on the applied timing signal
  • sustain electrode drive circuit 34 drives sustain electrodes SU1 to SUn based on the applied timing signal.
  • the power supply circuit 36 includes various power supplies that supply power to each circuit block including the sustain electrode drive circuit 34.
  • FIG. 10 is a circuit diagram showing details of sustain electrode drive circuit 34 of plasma display device 30 in accordance with the second exemplary embodiment of the present invention.
  • 2160 display electrode pairs including scan electrodes SC1 to SC2160 and sustain electrodes SU1 to SU2160 constituting PDP 10 are divided into a first display electrode pair group and a second display electrode pair group.
  • the first display electrode pair group includes a first scan electrode group and a first sustain electrode group
  • the second display electrode pair group includes a second scan electrode group and a second sustain electrode group. That is, the plurality of sustain electrodes SU1 to SU2160 constituting the PDP 10 are divided into a first sustain electrode group and a second sustain electrode group.
  • Sustain electrode drive circuit 34 has a pulse generating circuit 50a for applying sustain pulses to sustain electrodes SU1 to SU1080 belonging to the first sustain electrode group, and a pulse for applying sustain pulses to sustain electrodes SU1081 to SU2160 belonging to the second sustain electrode group. And a generation circuit 50b.
  • Pulse generation circuit 50a provides transistor Q52a as a switching element for applying potential Vs2 to sustain electrodes SU1 to SU1080 belonging to the first sustain electrode group, and applies 0 (V) potential to sustain electrodes SU1 to SU1080. It has a transistor Q53a as a switching element, and a power recovery unit 51a for recovering power when a sustain pulse (sustain side sustain pulse) is applied to sustain electrodes SU1 to SU1080.
  • the power recovery unit 51a includes a power recovery capacitor C51a, transistors Q54a and Q55a, backflow prevention diodes D54a and D55a, and a resonance inductor L51a.
  • the power recovery unit 51a returns the charge stored in the interelectrode capacitance Cp to the power recovery capacitor C51a via the inductor L51a, the diode D55a, and the transistor Q55a.
  • the voltage clamp unit composed of the transistors Q52a and Q53a connects the sustain electrodes SU1 to SU1080 belonging to the first sustain electrode group to the power supply to the potential Vs2 by conducting the transistor Q52a while the transistor Q53a is non-conductive. Clamp. Further, when transistor Q52a is non-conductive, transistor Q53a is made conductive, so that sustain electrodes SU1 to SU1080 are grounded and clamped to 0 (V).
  • the pulse generation circuit 50a of the sustain electrode drive circuit 34 controls the transistors Q52a to Q55a, thereby sustaining the sustain electrodes SU1 to SU1080 belonging to the first sustain electrode group during the sustain period (sustain-side sustain). Pulse).
  • the transistor Q53a is turned off and the transistor Q52a is turned on, so that the sustain electrodes SU1 to SU1080 are held at the potential Vs2.
  • the transistor Q52a is turned off and the transistor Q53a is turned on to hold the sustain electrodes SU1 to SU1080 at 0 (V).
  • the transistors Q52a to Q55a can be configured using generally known elements such as MOSFETs and IGBTs.
  • the pulse generation circuit 50b applies a potential of 0 (V) to the transistor Q52b as a switching element for applying the potential Vs2 to the sustain electrodes SU1081 to SU2160 belonging to the second sustain electrode group, and the sustain electrodes SU1081 to SU2160. It has a transistor Q53b as a switching element for providing, and a power recovery unit 51b for recovering power when applying a sustain pulse (sustain side sustain pulse) to sustain electrodes SU1081 to SU2160.
  • the power recovery unit 51b includes a power recovery capacitor C51b, transistors Q54b and Q55b, backflow prevention diodes D54b and D55b, and a resonance inductor L51b.
  • the interelectrode capacitance Cp and the inductor L51b are LC resonant Thus, the rising and falling of the sustain pulse are performed.
  • the electric charge stored in the power recovery capacitor C51b is moved to the interelectrode capacitance Cp of the second display electrode pair group via the transistor Q54b, the diode D54b, and the inductor L51b.
  • the power recovery unit 51b returns the charge stored in the interelectrode capacitance Cp to the power recovery capacitor C51b via the inductor L51b, the diode D55b, and the transistor Q55b.
  • the voltage clamp unit configured by the transistors Q52b and Q53b connects the sustain electrodes SU1081 to SU2160 belonging to the second sustain electrode group to the power source by connecting the transistor Q52b with the transistor Q53b in a non-conductive state to the potential Vs2. Clamp. Further, when transistor Q52b is non-conductive, transistor Q53b is made conductive, so that sustain electrodes SU1081 to SU2160 are grounded and clamped to 0 (V).
  • the pulse generation circuit 50b of the sustain electrode drive circuit 34 controls the transistors Q52b to Q55b, thereby sustaining the sustain electrodes SU1 to SU1080 belonging to the second sustain electrode group during the sustain period (sustain-side sustain). Pulse).
  • the transistor Q52b is turned off and the transistor Q52b is turned on, so that the sustain electrodes SU1081 to SU2160 are held at the potential Vs2.
  • the transistor Q52b is turned off and the transistor Q53b is turned on to hold the sustain electrodes SU1081 to SU2160 at 0 (V).
  • the transistors Q52b to Q55b can be configured using generally known elements such as MOSFETs and IGBTs.
  • the potentials applied to sustain electrodes SU1 to SU2160 in periods other than the sustain period are Vs2 and 0 (V).
  • the potentials applied to sustain electrodes SU1 to SU2160 in the sustain period are also Vs2 and 0 (V).
  • the potential applied to sustain electrodes SU1 to SU2160 during a period other than the sustain period is only a potential equal to either the high level potential (potential Vs2) or the low level potential (0 V) of the sustain side sustain pulse applied during the sustain period.
  • the pulse generation circuit 50a that applies the sustain pulse to the sustain electrodes SU1 to SU1080 belonging to the first sustain electrode group of the sustain electrode drive circuit 34, except for the power recovery unit 51a.
  • the transistor Q52a connected to the high potential power source for supplying the potential Vs2 and the transistor Q53a connected to the low potential power source for supplying the potential of 0 (V) may be provided.
  • the pulse generation circuit 50b that applies the sustain pulse to the sustain electrodes SU1081 to SU2060 belonging to the second sustain electrode group includes the transistor Q52b connected to the high potential side power source that supplies the potential Vs2, except for the power recovery unit 51b.
  • the transistor Q53b connected to the low-potential-side power supply that supplies a potential of 0 (V) may be provided, and the circuit configuration of the sustain electrode drive circuit 34 can be simplified. For example, when a potential other than the high level potential (Vs2) and the low level potential (0 V) of the sustain side sustain pulse is applied to the sustain electrodes SU1 to SU2160 during the initialization period or the write period, such potential However, in the second embodiment, such a circuit is unnecessary.
  • the peak value of the scan-side sustain pulse is the value of the potential Vs1 (for example, 230 V), and the peak value of the sustain-side sustain pulse is the value of the potential Vs2 (for example, 170 V).
  • the peak value (amplitude) of the side sustain pulse is smaller than the peak value (amplitude) of the scan side sustain pulse.
  • a sustain discharge is generated in response to the fall of the scan side sustain pulse and the sustain side sustain pulse. Therefore, a sustain discharge can be generated between scan electrode SCi and sustain electrode SUi without inducing an erase discharge between scan electrode SCi and data electrode Dk or an erase discharge between sustain electrode SUi and data electrode Dk. Sustain discharge can be realized.
  • the sustain-side sustain pulse falling period starts, and the sustain-side sustain pulse rise period ends.
  • the falling period of the scan-side sustain pulse is started.
  • the rising period of the sustain-side sustain pulse may be ended before the falling period of the scan-side sustain pulse ends, and the rising period of the scan-side sustain pulse may be ended before the falling period of the sustain-side sustain pulse ends. That is, the high period of the scan-side sustain pulse including the first period in which the high period of the scan-side sustain pulse (the period in which the potential is Vs1) and the low period of the sustain-side sustain pulse (the period in which the potential is 0 V) overlap.
  • the rise period of the sustain-side sustain pulse following the low period of the sustain-side sustain pulse including the first period ends, and the low period of the scan-side sustain pulse
  • the rising period of the scan-side sustain pulse that follows the low period of the scan-side sustain pulse including the second period may be ended. As a result, a sustain discharge is generated when the scan-side sustain pulse falls and when the sustain-side sustain pulse falls.
  • the potential of the scan electrodes SC1 to SCn is changed to the peak value ( Vs1) is raised to 50% or more, and before the potentials of scan electrodes SC1 to SCn drop to 50% or less of the peak value (Vs1) of the scan-side sustain pulse, the potentials of sustain electrodes SU1 to SUn It may be raised to 50% or more of the peak value (Vs2). Sustain discharge can be realized stably by giving a sustain pulse to the display electrode pair at such timing.
  • the sustain electrode driving circuit can be simplified, and further, stable discharge control can be realized, which is useful as a plasma display device and a plasma display panel driving method.
  • Plasma display panel DESCRIPTION OF SYMBOLS 12 Scan electrode 13 Sustain electrode 14 Display electrode pair 22 Data electrode 30 Plasma display apparatus 31 Image signal processing circuit 32 Data electrode drive circuit 33 Scan electrode drive circuit 34 Sustain electrode drive circuit 35 Timing generation circuit 36 Power supply circuit 40 Pulse generation part 41 Electric power Recovery part Q42, Q43 Transistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

L'invention porte sur un dispositif d'affichage à plasma et sur un procédé de commande de panneau d'affichage à plasma, qui simplifient des circuits de commande, et qui permettent également une commande de décharge stable. L'invention comprend un panneau d'affichage à plasma (10), un circuit de commande d'électrode de balayage (33), un circuit de commande d'électrode de maintien (34), et un circuit de commande d'électrode de données (32), ce par quoi le circuit de commande d'électrode de maintien (34) est constitué par de multiples sous-trames ayant une période d'écriture et une période de maintien, et, dans la période de maintien des sous-trames individuelles d'une période de trames, les périodes d'un cycle sont une période montante dans laquelle une première tension s'élève à une seconde tension, une période haute dans laquelle la seconde tension est maintenue, une période de chute dans laquelle la tension chute de la seconde tension à la première tension, et une période basse dans laquelle la première tension est maintenue ; une impulsion de maintien est communiquée à l'électrode de maintien durant la période de maintien, et, dans les périodes autres que la période de maintien, une tension égale soit à la première tension soit à la seconde tension est appliquée à l'électrode de maintien.
PCT/JP2010/003229 2009-05-27 2010-05-13 Dispositif d'affichage à plasma et procédé de commande de panneau d'affichage à plasma WO2010137248A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2009-128076 2009-05-27
JP2009128076 2009-05-27

Publications (1)

Publication Number Publication Date
WO2010137248A1 true WO2010137248A1 (fr) 2010-12-02

Family

ID=43222379

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2010/003229 WO2010137248A1 (fr) 2009-05-27 2010-05-13 Dispositif d'affichage à plasma et procédé de commande de panneau d'affichage à plasma

Country Status (1)

Country Link
WO (1) WO2010137248A1 (fr)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09244578A (ja) * 1996-03-13 1997-09-19 Fujitsu Ltd プラズマ表示装置及びその駆動方法
JP2001265281A (ja) * 2000-03-17 2001-09-28 Matsushita Electric Ind Co Ltd 表示装置およびその駆動方法
JP2002229508A (ja) * 2001-02-05 2002-08-16 Fujitsu Hitachi Plasma Display Ltd プラズマディスプレイパネルの駆動方法
JP2003271089A (ja) * 2002-03-15 2003-09-25 Fujitsu Hitachi Plasma Display Ltd プラズマディスプレイパネルおよびその駆動方法
JP2006171758A (ja) * 2004-12-14 2006-06-29 Lg Electronics Inc プラズマディスプレイ装置及びその駆動方法
JP2006259061A (ja) * 2005-03-16 2006-09-28 Matsushita Electric Ind Co Ltd プラズマディスプレイ装置およびプラズマディスプレイパネルの駆動方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09244578A (ja) * 1996-03-13 1997-09-19 Fujitsu Ltd プラズマ表示装置及びその駆動方法
JP2001265281A (ja) * 2000-03-17 2001-09-28 Matsushita Electric Ind Co Ltd 表示装置およびその駆動方法
JP2002229508A (ja) * 2001-02-05 2002-08-16 Fujitsu Hitachi Plasma Display Ltd プラズマディスプレイパネルの駆動方法
JP2003271089A (ja) * 2002-03-15 2003-09-25 Fujitsu Hitachi Plasma Display Ltd プラズマディスプレイパネルおよびその駆動方法
JP2006171758A (ja) * 2004-12-14 2006-06-29 Lg Electronics Inc プラズマディスプレイ装置及びその駆動方法
JP2006259061A (ja) * 2005-03-16 2006-09-28 Matsushita Electric Ind Co Ltd プラズマディスプレイ装置およびプラズマディスプレイパネルの駆動方法

Similar Documents

Publication Publication Date Title
WO2005114626A1 (fr) Méthode de commande de panneau d’affichage plasma
JP4655090B2 (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
KR100667360B1 (ko) 플라즈마 디스플레이 장치 및 그의 구동 방법
KR20080042915A (ko) 플라즈마 디스플레이 패널의 구동 방법 및 플라즈마디스플레이 장치
KR100605763B1 (ko) 플라즈마 디스플레이 패널 구동 장치 및 방법
JP5131241B2 (ja) プラズマディスプレイパネルの駆動方法
WO2009133660A1 (fr) Procédé pour commander un panneau d'affichage à plasma et dispositif d'affichage à plasma
JP5126439B2 (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
JP5131383B2 (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
WO2007094295A1 (fr) Procédé de commande d'un panneau d'affichage à plasma et dispositif d'affichage à plasma
WO2010143403A1 (fr) Procédé de commande d'un écran plasma et dispositif à écran plasma
WO2010137248A1 (fr) Dispositif d'affichage à plasma et procédé de commande de panneau d'affichage à plasma
JP4997751B2 (ja) プラズマディスプレイパネルの駆動方法
JP4893283B2 (ja) プラズマディスプレイパネルの駆動方法
JP2010266651A (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
WO2007094293A1 (fr) Procédé de commande d'un panneau d'affichage à plasma et dispositif d'affichage à plasma
JP5183476B2 (ja) プラズマディスプレイパネル駆動方法及びプラズマディスプレイ装置
JP2009265465A (ja) プラズマディスプレイパネル表示装置とその駆動方法
JP2010266648A (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
JPWO2008026436A1 (ja) プラズマディスプレイ装置およびプラズマディスプレイパネルの駆動方法
JPWO2009072239A1 (ja) プラズマディスプレイパネル表示装置とその駆動方法
JP2010117391A (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置
JP2009192589A (ja) プラズマディスプレイ装置
WO2011052219A1 (fr) Procédé de commande de panneau d'affichage à plasma et dispositif d'affichage à plasma
JP2012003094A (ja) プラズマディスプレイパネルの駆動方法およびプラズマディスプレイ装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10780210

Country of ref document: EP

Kind code of ref document: A1

DPE2 Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101)
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10780210

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP