WO2009016862A1 - 複合基板および複合基板を用いた機能デバイス、並びに複合基板および機能デバイスの製造方法 - Google Patents
複合基板および複合基板を用いた機能デバイス、並びに複合基板および機能デバイスの製造方法 Download PDFInfo
- Publication number
- WO2009016862A1 WO2009016862A1 PCT/JP2008/056214 JP2008056214W WO2009016862A1 WO 2009016862 A1 WO2009016862 A1 WO 2009016862A1 JP 2008056214 W JP2008056214 W JP 2008056214W WO 2009016862 A1 WO2009016862 A1 WO 2009016862A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- composite substrate
- producing
- same
- functional device
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00349—Creating layers of material on a substrate
- B81C1/00357—Creating layers of material on a substrate involving bonding one or several substrates on a non-temporary support, e.g. another substrate
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B37/00—Joining burned ceramic articles with other burned ceramic articles or other articles by heating
- C04B37/04—Joining burned ceramic articles with other burned ceramic articles or other articles by heating with articles made from glass
- C04B37/042—Joining burned ceramic articles with other burned ceramic articles or other articles by heating with articles made from glass in a direct manner
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
- H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2207/00—Microstructural systems or auxiliary parts thereof
- B81B2207/07—Interconnects
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0174—Manufacture or treatment of microstructural devices or systems in or on a substrate for making multi-layered devices, film deposition or growing
- B81C2201/019—Bonding or gluing multiple substrate layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
Abstract
【課題】接合される2つの基板の間の接合部における強度が強い複合基板を提供する。 【解決手段】複合基板(1)は、機能素子が設けられる第1基板(2)と、第1基板(2)に融着により接合されたガラスセラミック焼結体からなる第2基板(3)とを有する。第1基板(2)と第2基板(3)との界面には、結晶化したガラスが存在する。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009525299A JP5274462B2 (ja) | 2007-07-30 | 2008-03-28 | 複合基板および複合基板を用いた機能デバイス、並びに複合基板および機能デバイスの製造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007-197323 | 2007-07-30 | ||
JP2007197323 | 2007-07-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009016862A1 true WO2009016862A1 (ja) | 2009-02-05 |
Family
ID=40304103
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2008/056214 WO2009016862A1 (ja) | 2007-07-30 | 2008-03-28 | 複合基板および複合基板を用いた機能デバイス、並びに複合基板および機能デバイスの製造方法 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP5274462B2 (ja) |
WO (1) | WO2009016862A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011119615A (ja) * | 2009-12-07 | 2011-06-16 | Shinko Electric Ind Co Ltd | 配線基板及びその製造方法並びに半導体パッケージ |
JP2013147965A (ja) * | 2012-01-18 | 2013-08-01 | Murata Mfg Co Ltd | 圧電ポンプ |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0957903A (ja) * | 1995-08-21 | 1997-03-04 | Toshiba Corp | 多層セラミックス基板およびその製造方法 |
JP2001294489A (ja) * | 2000-04-07 | 2001-10-23 | Tokuyama Corp | 結晶化ガラスと窒化アルミニウム焼結体との接合体 |
JP2002234781A (ja) * | 2001-02-06 | 2002-08-23 | Murata Mfg Co Ltd | 銅メタライズ組成物ならびにそれを用いたセラミック配線基板およびその製造方法 |
JP2003158375A (ja) * | 2001-11-22 | 2003-05-30 | Sumitomo Metal Electronics Devices Inc | セラミック多層基板の製造方法及び半導体装置 |
JP2005129771A (ja) * | 2003-10-24 | 2005-05-19 | Kyocera Corp | 多層配線基板およびマイクロ化学チップ |
JP2005341162A (ja) * | 2004-05-26 | 2005-12-08 | Kyocera Corp | デバイス装置およびその製造方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4693381B2 (ja) * | 2004-02-24 | 2011-06-01 | 京セラ株式会社 | 配線基板およびその製造方法 |
-
2008
- 2008-03-28 JP JP2009525299A patent/JP5274462B2/ja not_active Expired - Fee Related
- 2008-03-28 WO PCT/JP2008/056214 patent/WO2009016862A1/ja active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0957903A (ja) * | 1995-08-21 | 1997-03-04 | Toshiba Corp | 多層セラミックス基板およびその製造方法 |
JP2001294489A (ja) * | 2000-04-07 | 2001-10-23 | Tokuyama Corp | 結晶化ガラスと窒化アルミニウム焼結体との接合体 |
JP2002234781A (ja) * | 2001-02-06 | 2002-08-23 | Murata Mfg Co Ltd | 銅メタライズ組成物ならびにそれを用いたセラミック配線基板およびその製造方法 |
JP2003158375A (ja) * | 2001-11-22 | 2003-05-30 | Sumitomo Metal Electronics Devices Inc | セラミック多層基板の製造方法及び半導体装置 |
JP2005129771A (ja) * | 2003-10-24 | 2005-05-19 | Kyocera Corp | 多層配線基板およびマイクロ化学チップ |
JP2005341162A (ja) * | 2004-05-26 | 2005-12-08 | Kyocera Corp | デバイス装置およびその製造方法 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011119615A (ja) * | 2009-12-07 | 2011-06-16 | Shinko Electric Ind Co Ltd | 配線基板及びその製造方法並びに半導体パッケージ |
US8674514B2 (en) | 2009-12-07 | 2014-03-18 | Shinko Electric Industries Co., Ltd. | Wiring board, manufacturing method of the wiring board, and semiconductor package |
JP2013147965A (ja) * | 2012-01-18 | 2013-08-01 | Murata Mfg Co Ltd | 圧電ポンプ |
Also Published As
Publication number | Publication date |
---|---|
JPWO2009016862A1 (ja) | 2010-10-14 |
JP5274462B2 (ja) | 2013-08-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2008030208A3 (en) | Multilayer electronic component systems and methods of manufacture | |
WO2012021196A3 (en) | Method for manufacturing electronic devices and electronic devices thereof | |
WO2010126448A3 (en) | Novel bonding process and bonded structures | |
TW200615501A (en) | Thermal interface incorporating nanotubes | |
WO2007103249A3 (en) | Methods of forming thermoelectric devices using islands of thermoelectric material and related structures | |
WO2007130471A3 (en) | Systems and methods for high density multi-component modules | |
WO2008079461A3 (en) | Reactive multilayer joining with improved metallization techniques | |
WO2010036307A3 (en) | Method of assembling integrated circuit elements with a chip substrate using a thermal activatable barrier layer and the resulting product thereof | |
WO2009049958A3 (de) | Verbund aus mindestens zwei halbleitersubstraten sowie herstellungsverfahren | |
TWI348205B (en) | A method of direct bonding two substrates used in electronics, optics, or optoelectronics | |
WO2011112447A3 (en) | Heat activated optically clear adhesive for bonding display panels | |
WO2006112995A3 (en) | Glass-based semiconductor on insulator structures and methods of making same | |
EP2009141A3 (en) | Thermal barrier system and bonding method | |
ATE462564T1 (de) | Reaktive schmelzklebstoffe enthaltende hybridbauteile | |
WO2008148736A3 (de) | Verfahren zur herstellung eines mems-packages | |
EP1988575A3 (en) | Semiconductor device | |
TW200633947A (en) | Joined body and manufacturing method for the same | |
WO2010012255A3 (de) | Verfahren zum erzeugen einer fügeverbindung zwischen einem werkstoff und einem einkristallinen oder gerichtet erstarrten werkstoff durch erzeugung einer polykristallinen schicht an diesem letzten werkstoff | |
WO2008021073A3 (en) | Nanoheater elements, systems and methods of use thereof | |
TW200638496A (en) | Package structure of photo sensor and manufacturing method thereof | |
WO2010139499A3 (de) | Mikromechanisches bauelement mit eutektischer verbindung zwischen zwei substraten und verfahren zum herstellen eines derartigen mikromechanischen bauelements | |
WO2008043612A3 (de) | Verfahren zur herstellung eines sensorbauelements und sensorbauelement | |
WO2009076411A3 (en) | Methods for bond or seal glass pieces of photovoltaic cell modules | |
WO2010015878A3 (en) | Process for joining and separating substrates | |
WO2009031258A1 (ja) | 水晶デバイス及び水晶デバイスの製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08739332 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2009525299 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08739332 Country of ref document: EP Kind code of ref document: A1 |