WO2008153128A1 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
WO2008153128A1
WO2008153128A1 PCT/JP2008/060844 JP2008060844W WO2008153128A1 WO 2008153128 A1 WO2008153128 A1 WO 2008153128A1 JP 2008060844 W JP2008060844 W JP 2008060844W WO 2008153128 A1 WO2008153128 A1 WO 2008153128A1
Authority
WO
WIPO (PCT)
Prior art keywords
electrode pad
semiconductor device
pad portion
barrier metal
metal layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2008/060844
Other languages
English (en)
French (fr)
Inventor
Tadahiro Morifuji
Shigeyuki Ueda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2007159354A external-priority patent/JP5243734B2/ja
Priority claimed from JP2007159351A external-priority patent/JP5280650B2/ja
Priority to US12/663,563 priority Critical patent/US8436467B2/en
Priority to CN2008800202805A priority patent/CN101681859B/zh
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Publication of WO2008153128A1 publication Critical patent/WO2008153128A1/ja
Anticipated expiration legal-status Critical
Priority to US13/856,905 priority patent/US8922010B2/en
Priority to US14/337,959 priority patent/US9053991B2/en
Priority to US14/491,556 priority patent/US9123628B2/en
Priority to US14/803,207 priority patent/US9466583B2/en
Priority to US15/219,912 priority patent/US9685419B2/en
Priority to US15/591,456 priority patent/US10032739B2/en
Priority to US16/018,128 priority patent/US10510700B2/en
Priority to US16/683,647 priority patent/US11037897B2/en
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00—Arrangements for protection of devices
    • H10W42/121—Arrangements for protection of devices protecting against mechanical damage
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
    • H10W74/117—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/137—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations being directly on the semiconductor body
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/147—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations being multilayered
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H10W72/01251—Changing the shapes of bumps
    • H10W72/01255—Changing the shapes of bumps by using masks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/019—Manufacture or treatment of bond pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07234—Using a reflow oven
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07236—Soldering or alloying
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/221—Structures or relative sizes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/221—Structures or relative sizes
    • H10W72/222—Multilayered bumps, e.g. a coating on top and side surfaces of a bump core
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H10W72/242—Dispositions, e.g. layouts relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H10W72/245—Dispositions, e.g. layouts of outermost layers of multilayered bumps, e.g. bump coating being only on a part of a bump core
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/281—Auxiliary members
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H10W72/923—Bond pads having multiple stacked layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/932—Plan-view shape, i.e. in top view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/934—Cross-sectional shape, i.e. in side view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/942—Dispositions of bond pads relative to underlying supporting features, e.g. bond pads, RDLs or vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads
    • H10W72/953—Materials of bond pads not comprising solid metals or solid metalloids, e.g. polymers, ceramics or liquids
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)

Abstract

　信頼性の低下を抑制することが可能な半導体装置を提供する。この半導体装置は、半導体基板（１）の上面上に形成された電極パッド部（２）と、電極パッド部（２）の上面を露出させる第１開口部（３ａ）を含み、半導体基板（１）の上面上に、電極パッド部（２）の一部と重なるように形成されたパッシベーション層（３）と、電極パッド部（２）上に形成されたバリアメタル層（５）と、バリアメタル層（５）上に形成された半田バンプ（６）とを備えている。そして、バリアメタル層（５）は、平面的に見て、外周端部（５ｂ）がパッシベーション層（３）の第１開口部（３ａ）の内側に位置するように形成されている。
PCT/JP2008/060844 2007-06-15 2008-06-13 半導体装置 Ceased WO2008153128A1 (ja)

Priority Applications (10)

Application Number Priority Date Filing Date Title
US12/663,563 US8436467B2 (en) 2007-06-15 2008-06-13 Semiconductor device
CN2008800202805A CN101681859B (zh) 2007-06-15 2008-06-13 半导体器件
US13/856,905 US8922010B2 (en) 2007-06-15 2013-04-04 Semiconductor device
US14/337,959 US9053991B2 (en) 2007-06-15 2014-07-22 Semiconductor device
US14/491,556 US9123628B2 (en) 2007-06-15 2014-09-19 Semiconductor device
US14/803,207 US9466583B2 (en) 2007-06-15 2015-07-20 Semiconductor device
US15/219,912 US9685419B2 (en) 2007-06-15 2016-07-26 Semiconductor device
US15/591,456 US10032739B2 (en) 2007-06-15 2017-05-10 Semiconductor device
US16/018,128 US10510700B2 (en) 2007-06-15 2018-06-26 Semiconductor device
US16/683,647 US11037897B2 (en) 2007-06-15 2019-11-14 Semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2007159351A JP5280650B2 (ja) 2007-06-15 2007-06-15 半導体装置
JP2007-159354 2007-06-15
JP2007159354A JP5243734B2 (ja) 2007-06-15 2007-06-15 半導体装置
JP2007-159351 2007-06-15

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US12/663,563 A-371-Of-International US8436467B2 (en) 2007-06-15 2008-06-13 Semiconductor device
US13/856,905 Division US8922010B2 (en) 2007-06-15 2013-04-04 Semiconductor device

Publications (1)

Publication Number Publication Date
WO2008153128A1 true WO2008153128A1 (ja) 2008-12-18

Family

ID=40129731

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/060844 Ceased WO2008153128A1 (ja) 2007-06-15 2008-06-13 半導体装置

Country Status (4)

Country Link
US (9) US8436467B2 (ja)
CN (1) CN101681859B (ja)
TW (1) TW200915511A (ja)
WO (1) WO2008153128A1 (ja)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200915511A (en) 2007-06-15 2009-04-01 Rohm Co Ltd Semiconductor device
US8841766B2 (en) 2009-07-30 2014-09-23 Taiwan Semiconductor Manufacturing Company, Ltd. Cu pillar bump with non-metal sidewall protection structure
TWI452354B (zh) * 2009-08-19 2014-09-11 United Microelectronics Corp 光學元件的製造方法
JP2012104807A (ja) * 2010-10-12 2012-05-31 Yaskawa Electric Corp 電子装置及び電子部品
TWI474451B (zh) * 2011-09-15 2015-02-21 南茂科技股份有限公司 覆晶封裝結構及其形成方法
WO2013089754A1 (en) * 2011-12-15 2013-06-20 Intel Corporation Packaged semiconductor die with bumpless die-package interface for bumpless build-up layer (bbul) packages
US9583425B2 (en) * 2012-02-15 2017-02-28 Maxim Integrated Products, Inc. Solder fatigue arrest for wafer level package
US20130341780A1 (en) * 2012-06-20 2013-12-26 Infineon Technologies Ag Chip arrangements and a method for forming a chip arrangement
US9673093B2 (en) * 2013-08-06 2017-06-06 STATS ChipPAC Pte. Ltd. Semiconductor device and method of making wafer level chip scale package
US10163828B2 (en) * 2013-11-18 2018-12-25 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and fabricating method thereof
CN104066270A (zh) * 2014-07-02 2014-09-24 三星半导体(中国)研究开发有限公司 用于电路板的表面镀层、焊盘和电路板
US9504152B2 (en) 2014-07-02 2016-11-22 Samsung Electronics Co., Ltd. Printed circuit board for semiconductor package
JP6436531B2 (ja) * 2015-01-30 2018-12-12 住友電工デバイス・イノベーション株式会社 半導体装置の製造方法
US9786634B2 (en) * 2015-07-17 2017-10-10 National Taiwan University Interconnection structures and methods for making the same
US9646943B1 (en) 2015-12-31 2017-05-09 Taiwan Semiconductor Manufacturing Company, Ltd. Connector structure and method of forming same
US9935068B2 (en) * 2016-06-21 2018-04-03 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package
US9859241B1 (en) * 2016-09-01 2018-01-02 International Business Machines Corporation Method of forming a solder bump structure
US10710461B2 (en) * 2016-11-11 2020-07-14 Ford Global Technologies, Llc Absorbing power down energy of an external motor device in a power generation vehicle
JP6680705B2 (ja) * 2017-02-10 2020-04-15 キオクシア株式会社 半導体装置及びその製造方法
US10420211B2 (en) * 2017-08-09 2019-09-17 Advanced Semiconductor Engineering, Inc. Semiconductor package device
JP7214966B2 (ja) * 2018-03-16 2023-01-31 富士電機株式会社 半導体装置及び半導体装置の製造方法
US10796987B2 (en) * 2018-11-06 2020-10-06 Advanced Semiconductor Engineering, Inc. Semiconductor device package and method of manufacturing the same
US11114406B2 (en) * 2019-01-31 2021-09-07 Sandisk Technologies Llc Warpage-compensated bonded structure including a support chip and a three-dimensional memory chip
US10847408B2 (en) 2019-01-31 2020-11-24 Sandisk Technologies Llc Warpage-compensated bonded structure including a support chip and a three-dimensional memory chip
KR20230144697A (ko) * 2022-04-07 2023-10-17 삼성전자주식회사 반도체 장치 및 그의 제조 방법
US20240047321A1 (en) * 2022-08-02 2024-02-08 Taiwan Semiconductor Manufacturing Company Integrated fan-out package and method of making same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5773936U (ja) * 1980-10-24 1982-05-07
JPH01187949A (ja) * 1988-01-22 1989-07-27 Fujitsu Ltd 半導体装置の製造方法
JP2001035876A (ja) * 1999-07-23 2001-02-09 Nec Corp フリップチップ接続構造、半導体装置および半導体装置製造方法

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS523425A (en) 1975-06-25 1977-01-11 Tokyo Kouon:Kk Film jointing device of small size camera
JPS5773936A (en) 1980-10-27 1982-05-08 Toshiba Corp Cassette holder for electron beam exposure
JPH09129647A (ja) 1995-10-27 1997-05-16 Toshiba Corp 半導体素子
JPH11340265A (ja) * 1998-05-22 1999-12-10 Sony Corp 半導体装置及びその製造方法
JP4058198B2 (ja) 1999-07-02 2008-03-05 富士通株式会社 半導体装置の製造方法
JP2001085560A (ja) * 1999-09-13 2001-03-30 Sharp Corp 半導体装置およびその製造方法
TW449813B (en) * 2000-10-13 2001-08-11 Advanced Semiconductor Eng Semiconductor device with bump electrode
TW517334B (en) * 2000-12-08 2003-01-11 Nec Corp Method of forming barrier layers for solder bumps
US6815324B2 (en) * 2001-02-15 2004-11-09 Megic Corporation Reliable metal bumps on top of I/O pads after removal of test probe marks
US6737353B2 (en) * 2001-06-19 2004-05-18 Advanced Semiconductor Engineering, Inc. Semiconductor device having bump electrodes
US6489229B1 (en) * 2001-09-07 2002-12-03 Motorola, Inc. Method of forming a semiconductor device having conductive bumps without using gold
TW567601B (en) * 2002-10-18 2003-12-21 Siliconware Precision Industries Co Ltd Module device of stacked semiconductor package and method for fabricating the same
KR100659527B1 (ko) * 2003-10-22 2006-12-20 삼성전자주식회사 3차원 범프 하부 금속층을 갖는 플립 칩 본딩용 반도체칩과 그 실장 구조
JP2005259848A (ja) * 2004-03-10 2005-09-22 Toshiba Corp 半導体装置及びその製造方法
JP4327656B2 (ja) * 2004-05-20 2009-09-09 Ｎｅｃエレクトロニクス株式会社 半導体装置
JP4360293B2 (ja) 2004-07-02 2009-11-11 株式会社村田製作所 半田バンプ電極構造
KR100630698B1 (ko) * 2004-08-17 2006-10-02 삼성전자주식회사 솔더볼 접착 신뢰도를 높이는 반도체 패키지 및 그 제조방법
JP4452217B2 (ja) * 2005-07-04 2010-04-21 富士通マイクロエレクトロニクス株式会社 半導体装置
JP5118300B2 (ja) * 2005-12-20 2013-01-16 富士通セミコンダクター株式会社 半導体装置及びその製造方法
JP2007273624A (ja) * 2006-03-30 2007-10-18 Fujitsu Ltd 半導体装置及びその製造方法
JP2007317979A (ja) * 2006-05-29 2007-12-06 Toshiba Corp 半導体装置の製造方法
TW200915511A (en) 2007-06-15 2009-04-01 Rohm Co Ltd Semiconductor device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5773936U (ja) * 1980-10-24 1982-05-07
JPH01187949A (ja) * 1988-01-22 1989-07-27 Fujitsu Ltd 半導体装置の製造方法
JP2001035876A (ja) * 1999-07-23 2001-02-09 Nec Corp フリップチップ接続構造、半導体装置および半導体装置製造方法

Also Published As

Publication number Publication date
TW200915511A (en) 2009-04-01
US10510700B2 (en) 2019-12-17
US20100187685A1 (en) 2010-07-29
CN101681859B (zh) 2011-10-19
US20130256881A1 (en) 2013-10-03
US20170243844A1 (en) 2017-08-24
US20150021765A1 (en) 2015-01-22
US9466583B2 (en) 2016-10-11
US9123628B2 (en) 2015-09-01
US9053991B2 (en) 2015-06-09
US20180301429A1 (en) 2018-10-18
US20150325541A1 (en) 2015-11-12
US10032739B2 (en) 2018-07-24
US20160336288A1 (en) 2016-11-17
US20200098713A1 (en) 2020-03-26
US8436467B2 (en) 2013-05-07
US8922010B2 (en) 2014-12-30
US9685419B2 (en) 2017-06-20
US20140332954A1 (en) 2014-11-13
US11037897B2 (en) 2021-06-15
CN101681859A (zh) 2010-03-24

Similar Documents

Publication Publication Date Title
WO2008153128A1 (ja) 半導体装置
TW200610120A (en) Bump structure
TW200802645A (en) Semiconductor chip with post-passivation scheme formed over passivation layer
TW200610078A (en) Packaging with metal studs formed on solder pads
WO2006050127A3 (en) Semiconductor device package with bump overlying a polymer layer
WO2007101239A3 (en) Flip-chip device having underfill in controlled gap
TW200729366A (en) Bump with multiple vias for semiconductor package, method of fabrication method thereof, and semiconductor package using the same
TWI319228B (en) Bond pad structure and method of forming the same
MY151533A (en) Substrate and process for semiconductor flip chip package
WO2009016531A3 (en) Reduced bottom roughness of stress buffering element of a semiconductor component
EP2461361A3 (en) Package substrate unit and method for manufacturing package substrate unit
WO2007117931A3 (en) Controlling flip-chip techniques for concurrent ball bonds in semiconductor devices
TW200723355A (en) Flip chip interconnection having narrow interconnection sites on the substrate
WO2010080275A3 (en) Bump stress mitigation layer for integrated circuits
GB0718502D0 (en) Structure and method for fabricating flip chip devices
SG144082A1 (en) Wafer level package with good cte performance and method of the same
TW200802646A (en) Semiconductor chip having solder bump and method of frabricating the same
WO2012061381A8 (en) Crack arrest vias for ic devices
WO2008073738A3 (en) Stress-improved flip-chip semiconductor device having half-etched leadframe
TW200731435A (en) Solder bump and method of fabricating the same
TW200739776A (en) Method and structure for eliminating aluminum terminal pad material in semiconductor devices
TW200713609A (en) Chip structure, chip package structure and manufacturing thereof
TW200639954A (en) Contact structure on chip and package thereof
WO2008142839A1 (ja) 半導体チップと半導体装置
WO2008001282A3 (en) Flip-chip interconnection with a small passivation layer opening

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880020280.5

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08777205

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 12663563

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08777205

Country of ref document: EP

Kind code of ref document: A1