WO2007094129A1 - 回路基板の製造方法および回路基板 - Google Patents
回路基板の製造方法および回路基板 Download PDFInfo
- Publication number
- WO2007094129A1 WO2007094129A1 PCT/JP2007/000069 JP2007000069W WO2007094129A1 WO 2007094129 A1 WO2007094129 A1 WO 2007094129A1 JP 2007000069 W JP2007000069 W JP 2007000069W WO 2007094129 A1 WO2007094129 A1 WO 2007094129A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit board
- manufacturing
- conductor
- substrate
- board according
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
- H05K3/4617—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar single-sided circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/06—Lamination
- H05K2203/068—Features of the lamination press or of the lamination process, e.g. using special separator sheets
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0733—Method for plating stud vias, i.e. massive vias formed by plating the bottom of a hole without plating on the walls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3489—Composition of fluxes; Methods of application thereof; Other methods of activating the contact surfaces
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/386—Improvement of the adhesion between the insulating substrate and the metal by the use of an organic polymeric bonding layer, e.g. adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention relates to a circuit board manufacturing method and a circuit board.
- the build-up method is used as a technique for stacking such multilayer circuit boards.
- the build-up method is a method of connecting layers between single layers while stacking a resin layer composed only of resin and a conductor layer.
- This build-up method is broadly divided into a method of forming an interlayer connection after forming a via hole in a resin layer, and a method of stacking a resin layer after forming an interlayer connection portion.
- the interlayer connection part is divided into a case where the via hole is formed with contact and a case where it is formed with a conductive paste.
- a fine via hole for interlayer connection is formed in the resin layer with a laser, and the via hole is formed with a conductive adhesive such as copper paste.
- a conductive adhesive such as copper paste.
- a method of filling holes and electrically connecting with this conductive adhesive is disclosed (for example, see Patent Document 1).
- the electrical connection between the layers is made with a conductive adhesive, so the reliability may not be sufficient.
- advanced technology for embedding a conductive adhesive in fine via holes is also required, making it difficult to cope with further miniaturization of wiring patterns.
- the conductor post having a solder layer formed at the tip, the conductor post is passed through an uncured resin layer and an uncured adhesive layer at a temperature lower than the melting temperature of the solder, There is also a method of forming a solder joint by pressurizing a conductor pad at about 2.5 MPa, then hardening the adhesive layer, and further melting and cooling the solder (see, for example, Patent Document 3). .
- Patent Document 1 Japanese Patent Laid-Open No. 8_3 1 6 5 98
- Patent Document 2 Japanese Patent Laid-Open No. 11-5 4 9 3 4
- Patent Document 3 Japanese Patent Laid-Open No. 8 _ 1 9 5 5 60
- the present invention has been made in view of the above circumstances, and provides a method for manufacturing a circuit board by performing interlayer connection, in which there is no distortion of the inner layer circuit or undulation of the inner layer board. It is.
- a method for manufacturing a circuit board according to the present invention comprises: laminating a first board having a conductor post and a second board having a conductor pad that receives the conductor post via an interlayer adhesive; A circuit board manufacturing method for electrically connecting a post and the conductor pad, wherein the conductor pad is connected to the first board and the second board via the layer indirect adhesive.
- the layer indirect adhesive does not remain between the conductor pad and the conductor post, and a good connection can be obtained.
- the interlayer adhesive between the conductor post and the conductor pad is eliminated, in the second step, the conductor post forms a fill, and in the third step, The conductor post and the conductor pad are alloyed.
- the present invention includes steps of predetermined conditions that are optimal for elimination of interlayer adhesives, fillet formation and alloying. As a result, it is possible to manufacture a circuit board that is free from distortion of the inner layer circuit and slap of the inner layer board.
- FIG. 1 is a cross-sectional view showing first and second substrates.
- FIG. 2 is a sectional view showing a first step.
- FIG. 3 is a sectional view showing a second step.
- FIG. 4 is a sectional view showing a third step.
- FIG. 1 to 4 are cross-sectional views showing an embodiment of a method for manufacturing a circuit board 20 according to the present invention.
- FIG. 1A is a cross-sectional view of the first substrate
- FIG. 1B is a cross-sectional view of the second substrate
- 2 is a sectional view showing the first step
- FIG. 3 is a second step
- FIG. 4 is a sectional view showing the third step.
- a method of manufacturing a circuit board 20 according to an embodiment of the present invention includes a conductor post 14
- the first board having 1 6 and the conductor pad 1 receiving the conductor post 1 4 are laminated and bonded via the interlayer adhesive 1 3 to the second board 1 8 having the conductor post 1 4 and the conductor post 1 4 and the conductor pad 1 7.
- first base material and the second base material 12 include resin films such as polyimide film, polyether ether ketone film, polyether sulfone film, and liquid crystal polymer film, epoxy resin laminate, phenol resin laminate, A laminate such as a cyanate resin laminate may be used.
- resin films such as polyimide film, polyether ether ketone film, polyether sulfone film, and liquid crystal polymer film, epoxy resin laminate, phenol resin laminate, A laminate such as a cyanate resin laminate may be used.
- a resin film typified by a polyimide film is preferable. Thereby, heat resistance can be improved. Furthermore, it can exhibit flexibility.
- the thickness of the first base material 12 and the second base material 12 is not particularly limited, but is preferably 9 to 50 m, and particularly preferably 12 to 25 m. When the thickness is within the above range, the plating time for forming the conductor post 14 can be shortened.
- Examples of the material constituting the first conductor circuit 11 and the conductor pad 17 include copper foil and aluminum. Among these, copper foil is preferable. Although not particularly limited, 5 to 50 jUm is preferable, and 9 to 35 jUm is particularly preferable. When the thickness is within the above range, the circuit formability by the etching process is particularly excellent. Furthermore, the first substrate 12 after forming the first conductor circuit 11 1 is also excellent in handling properties (handleability). [0017]
- the material constituting the interlayer adhesive 13 is preferably an epoxy resin adhesive having flux activity among these, for example, an epoxy resin adhesive and an acryl resin adhesive. Thereby, the adhesiveness with the first base material 12 such as the polyimide film is particularly excellent.
- the thickness of the interlayer adhesive 13 is not particularly limited, but is preferably 8 to 30 jum.
- 10 to 25 jum is preferable.
- the thickness is within the above range, it is particularly excellent in both adhesion and suppression of adhesive bleeding.
- Interlaminar adhesive 13 can be applied to the first substrate 12 in a liquid manner or heated and pressurized with a vacuum laminator, etc. The latter is simpler and the thickness of the interlaminar adhesive 13 is stabilized. .
- a copper post is formed by, for example, a paste or a fitting method.
- the metal coating layer 15 is formed of an alloy or the like.
- the height of the conductor post 14 is not particularly limited, but it is preferable that the height of the conductor post 14 protrudes 2 to 3 Om from the surface of the first base material 1 2 opposite to the surface on which the first conductor circuit 11 is formed. In particular, it is preferable to project 5 to 15 m. When the height is in the above range, the connection stability between the conductor post 14 and the conductor pad 17 is excellent.
- the metal coating layer 15 is made of, for example, a metal or an alloy.
- the metal is preferably made of, for example, tin.
- the alloy is preferably a metal coating layer 15 composed of at least two kinds of metals selected from tin, lead, silver, zinc, bismuth, antimony, and copper. Examples include tin-lead, tin-silver, tin-zinc, tin-bismuth, tin-antimony, tin-silver-bismuth, and tin-copper, but are limited to metal combinations and compositions. Just choose the best one.
- the thickness of the metal coating layer is not particularly limited, but is preferably 2 jum or more, particularly preferably 3 to 2 O jUm. When the thickness is within the above range, the connection between the conductor post 14 and the conductor pad 17 is excellent in stability, thereby improving the reliability.
- the mark formed as a conductor pattern is read and aligned by an image recognition device, the method of aligning with a pin, etc.
- the aligned substrate is pressed at a predetermined temperature and pressure in a vacuum.
- the predetermined temperature is preferably 2 10 to 2 20 ° C, and particularly preferably 2 15 to 2 20 ° C.
- the temperature is within the above range, the interlayer adhesive 13 is softened and the metal coating layer 15 is not melted. Therefore, the interlayer adhesive 13 between the metal coating layer 15 and the conductor pad 17 is removed. Can be eliminated.
- the temperature is lower than the above temperature, the softening level of the interlayer adhesive 13 is low, and when the temperature is higher than the above temperature, the metal coating layer 15 is melted, so that the interlayer adhesive 13 cannot be completely eliminated.
- the predetermined pressure is preferably 1 to 4 MPa, particularly 1.5 to 3 MPa.
- the pressure is within the above range, the interlayer adhesive 13 between the metal coating layer 15 and the conductor pad 17 can be eliminated. If the pressure is lower than the above, the inter-layer adhesive 13 cannot be completely eliminated.
- the pressure is higher than the above pressure, the first substrate 16 and the second substrate 18 are distorted, or the substrate is wavy due to the strain.
- the amount of the interlaminar adhesive that oozes out increases and the interlaminar thickness may become unstable. Under the above conditions, the interlayer adhesive 13 between the metal coating layer 15 and the conductor pad 17 can be appropriately removed, and the remaining interlayer adhesive 1 3 allows the first substrate 16 and the second substrate to be removed. 1 and 8 are firmly connected.
- the metal coating layer 15 is melted to form a fillet shape.
- the temperature is preferably 2 15 to 2 25 ° C, particularly 2 2 1 to 2 25 ° C. preferable. When the temperature is within the above range, the metal coating layer 15 melts to form a good fillet, so that the electrical connectivity between the first substrate 16 and the second substrate is stabilized.
- the pressure is preferably 0.3 to 2 MPa, particularly 0.8 to 1.5 MPa. And. When the pressure is within the above range, the shape of the fillet is stabilized. Furthermore, if the metal coating layer 15 is melted and the pressure is in the above range, even if the first substrate 16 and the second substrate 18 are distorted in the first step, it can be relaxed. .
- the total processing time of the first step and the second step is preferably 20 seconds or more and 120 seconds or less, and particularly preferably 25 seconds to 45 seconds. If the treatment time is shorter than the above range, the interlayer adhesive 13 may not be excluded. If the treatment time is longer than the above range, the interlayer adhesive 13 may be cured and the metal coating layer 15 may not be able to form a fillet.
- a metal alloy layer 4 1 is formed between 1 5, conductor post 14, and conductor pad 17.
- the temperature is preferably from 2400 to 2800 ° C, particularly preferably from 2550 to 2700 ° C.
- a stable metal alloy layer can be formed, and the reliability of electrical connection between the first substrate 16 and the second substrate is improved.
- the pressure is preferably 0.3 to 2 MPa, particularly preferably 0.8 to 1.5 MPa.
- the pressure is within the above range, the internal stress of the substrate is small and the dimensions are stable, and no void is generated due to thermal contraction of the substrate.
- the treatment time of the third step is preferably 1 to 10 minutes, and particularly preferably 3 to 8 minutes. If the amount is less than the above range, the metal alloy layer is difficult to be formed, and if it is more than the above range, an internal stress is applied to the substrate.
- the temperature used in the first to third steps may be a temperature that increases in the order of the temperatures of the third, second, and first steps. For example, temperatures of 2 18 ° C in the first step, 2 25 ° C in the second step, and 2600 ° C in the third step can be used.
- Any device that can obtain a predetermined temperature, pressure, and processing time from the first step to the third step is not particularly limited, but is heated to a predetermined temperature in advance. It may be performed using a hot plate or using a rapid heating heater.
- a conductor pad is formed on the first substrate, and a conductor post is formed on the upper layer of the first substrate. It may be a method of manufacturing a circuit board in which the substrates including the laminated board are laminated and bonded. In this way, a plurality of layers may be added to the desired first substrate or second substrate.
- the interlayer adhesive of the present invention includes a flux active compound having a carboxyl group and / or a phenolic hydroxyl group, a thermosetting resin, and a film-forming resin.
- a flux active compound having a carboxyl group and / or a phenolic hydroxyl group a thermosetting resin, and a film-forming resin.
- the flux compound having a carboxyl group and / or a phenolic hydroxyl group means a compound in which at least one forcel oxyl group and / or phenolic hydroxyl group is present in the molecule. May be.
- Examples of the flux compound having a carboxyl group include aliphatic acid anhydrides, alicyclic acid anhydrides, aromatic acid anhydrides, aliphatic carboxylic acids, and aromatic carboxylic acids.
- Examples of the flux active compound having a phenolic hydroxyl group include phenols.
- Examples of the aliphatic acid anhydride include succinic anhydride, polyadipic acid anhydride, polyazeline acid anhydride and polysebacic acid anhydride.
- Examples of alicyclic acid anhydrides include methyl ⁇ trahydrophthalic anhydride, methylhexahydrophthalic anhydride, methylhymic anhydride, hexahydrophthalic anhydride, ⁇ trahydrophthalic anhydride, and trialkyl ⁇ trahydroanhydride. Phthalic acid, And methylcyclohexene dicarboxylic acid anhydride.
- aromatic acid anhydride examples include phthalic anhydride trimellitic anhydride, pyromellitic anhydride, benzophenone tetracarboxylic acid anhydride, ethylene glycol bis trimellitate, glycerol tris trimellitate and the like.
- Examples of the aliphatic carboxylic acid include compounds represented by the following formula (1):
- n is an integer of 0 or more and 20 or less.
- n in the above formula (1) is preferably 3 or more and 10 or less from the balance of the flux activity, the outgas at the time of bonding, the elastic modulus after curing of the adhesive, and the glass transition temperature.
- n in the above formula (1) is preferably 3 or more and 10 or less from the balance of the flux activity, the outgas at the time of bonding, the elastic modulus after curing of the adhesive, and the glass transition temperature.
- aliphatic carboxylic acids include formic acid, acetic acid, propionic acid, butyric acid, valeric acid, pivalic acid cabronic acid, strong prillic acid, lauric acid, myristic acid, palmitic acid, stearic acid, acrylic acid, methacrylic acid, Examples include crotonic acid, oleic acid, fumaric acid, maleic acid, oxalic acid, malonic acid, and oxalic acid.
- Aromatic carboxylic acids include benzoic acid, phthalic acid, isophthalic acid, ⁇ lephthalic acid, hemimellitic acid, trimellitic acid, trimesic acid, melophanic acid, platonic acid, pyromellitic acid, meritic acid, triylic acid , Xylic acid, hemetic acid, mesitylene acid, prenicylic acid, tolyric acid, cinnamate, salicylic acid, 2, 3_dihydroxybenzoic acid, 2, 4_dihydroxybenzoic acid, Ntidine acid (2,5-dihydroxybenzoic acid), 2,6-dihydroxybenzoic acid, 3,5-dihydroxybenzoic acid, gallic acid (3,4,5-trihydroxybenzoic acid), 1,4-dihydroxy Examples include naphthoic acid derivatives such as 2-naphthoic acid and 3,5-dihydric oxynaphthoic acid; phenolphthaline; diphenolic acid and the like.
- the flux active compounds having a phenolic hydroxyl group include phenol, o_cresol, 2,6_xylenol, p_cresol, m_cresol, o_ethylphenol, 2,4_xylenol, and 2,5 xylenol. , M _ ethyl phenol, 2, 3 _ xylenol, med!
- the flux active compound is three-dimensionally incorporated by reaction with a thermosetting resin such as an epoxy resin, at least two phenolic hydroxyl groups that can be added to the epoxy resin in one molecule
- a thermosetting resin such as an epoxy resin
- Such compounds include 2,3-dihydroxybenzoic acid, 2,4-dihydroxybenzoic acid, gentisic acid (2,5_dihydroxybenzoic acid), 2,6-dihydroxybenzoic acid, 3,4-dihydroxybenzoic acid.
- Benzoic acid derivatives such as acid, gallic acid (3,4,5-trihydroxybenzoic acid); 1,4-dihydroxy-2-naphthoic acid, 3,5-dihydroxy-2-naphthoic acid, 3,7-dihydroxy mono 2_Naphthoic acid derivatives such as naphthoic acid; phenolphthalene; and diphenolic acid.
- These flux active compounds may be used alone or in combination of two or more.
- the blending amount of the flux active compound is 1% by weight or more, preferably 5% by weight or more, based on the total amount of the blending components of the adhesive. If the thermosetting resin and the unreacted flux active compound remain, it causes migration. Therefore, in order not to leave a flux active compound that does not react with the thermosetting resin, the blending amount of the flux activated compound is 30% by weight or less, preferably 25% by weight or less. Moreover, if it is within the above range, the oxide film on the surface of the copper foil can be reduced to obtain a good bond with high strength.
- thermosetting resin epoxy resin, oxetane resin, phenol resin, (meth) acrylate resin, unsaturated polyester resin, diallyl phthalate resin, maleimide resin and the like are used.
- epoxy resins having excellent curability and storage stability, heat resistance of cured products, moisture resistance, and chemical resistance are preferably used.
- the epoxy resin any one of an epoxy resin solid at room temperature and an epoxy resin liquid at room temperature may be used.
- the resin may include an epoxy resin that is solid at room temperature and an epoxy resin that is liquid at room temperature. As a result, the degree of freedom in designing the melting behavior of the resin can be further increased.
- the epoxy resin that is solid at room temperature is not particularly limited.
- Bisphenol A type epoxy resin, bisphenol S type epoxy resin, phenol nopolac type epoxy resin, cresol nopolac type epoxy resin, glycidylamine type Examples include epoxy resins, glycidyl ester type epoxy resins, trifunctional epoxy resins, and tetrafunctional epoxy resins. More specifically, a solid trifunctional epoxy resin and a cresol novolac type epoxy resin may be included.
- the epoxy resin that is liquid at room temperature can be a bisphenol A type epoxy resin or a bisphenol F type epoxy resin. Further, these may be used in combination.
- the blending amount of these thermosetting resins is preferably 25% by weight or more and 75% by weight or less, and more preferably 45% by weight or less with respect to the total amount of the blending components of the adhesive. More than 70% by weight. When the content is within the above range, good curability can be obtained, and good melting behavior can be designed.
- the thermosetting resin may contain a curing agent.
- the curing agent include phenols, amines, and thiols.
- an epoxy resin is used as the thermosetting resin, good reactivity with the epoxy resin, low dimensional change at the time of effect, and appropriate physical properties after curing (for example, heat resistance, moisture resistance, etc.) are obtained.
- phenols are preferably used.
- the phenols used as the curing agent are not limited. When considering the physical properties of the adhesive after curing, it is preferably bifunctional or higher. These phenols include bisphenol A, ⁇ tramethylbisphenol A, diallyl bisphenol A, biphenol, bisphenol F, diaryl bisphenol F, trisphenol, tetrakisphenol, phenol nopolacs, cresol nopolacs. Etc. In view of melt viscosity, reactivity with epoxy resin, and physical properties after curing, phenol novolacs and cresol nopolacs can be preferably used.
- the blending amount thereof is, for example, 5% by weight or more based on the total amount of the blending components of the adhesive from the viewpoint of reliably curing the thermosetting resin.
- the content is 10% by weight or more.
- Residual epoxy resin and unreacted phenolic nopolaks can cause migration. Therefore, in order not to remain as a residue, it is 30% by weight or less, preferably 25% by weight or less.
- the compounding amount of the phenol novolac may be equivalent to the epoxy resin.
- the equivalent ratio of phenol novolaks to epoxy resin is 0.5 or more and 1.2 or less, preferably 0.6 or more and 1.1 or less, and more preferably 0.7 or more. 0.98 or less.
- Phenolic novolac tree for epoxy resin By setting the equivalent ratio of fat to 0.5 or more, heat resistance and moisture resistance after curing can be secured, and by setting the equivalent ratio to 1.2 or less, the epoxy resin after curing has not reacted with the epoxy resin. The amount of residual phenol novolak resin can be reduced, and the migration resistance is improved.
- an imidazole compound having a melting point of 1550 ° C or higher can be used as another curing agent. If the melting point of the imidazole compound is too low, the adhesive resin may harden before the solder powder moves to the electrode surface, resulting in unstable connection, and the storage stability of the adhesive may be reduced. Therefore, the melting point of the imidazole compound is preferably 150 ° C. or higher. Examples of the imidazole compound having a melting point of 1550 ° C. or higher include 2_phenylhydroxyimidazole, 2_phenyl-4-methylhydroxyimidazole, and the like. The upper limit of the melting point of the imidazole compound is not particularly limited, and can be appropriately set according to, for example, the adhesion temperature of the circuit board.
- the amount thereof For example, the total amount of the ingredients of the adhesive, 0.0 0 5% by weight or more 1 0 wt 0/0 or less, preferably 0. 0 1 weight 0/0 over 5 weight 0/0 or less.
- the compounding ratio of the imidazole compound By setting the compounding ratio of the imidazole compound to 0.05% by weight or more, the function of the thermosetting resin as a curing catalyst is more effectively exhibited, and the curability of the adhesive is improved. be able to.
- the resin has a melt viscosity that is not too high at the temperature at which the solder melts, and a good solder joint structure can be obtained.
- the storage stability of the adhesive can be further improved.
- These curing agents may be used alone or in combination of two or more.
- the film-forming resin examples include phenoxy resin, polyester resin, polyurethane resin, polyimide resin, siloxane-modified polyimide resin, polybutadiene, polypropylene, styrene-butadiene-styrene copolymer, styrene-ethylene-butylene-one, Styrene copolymer, polyacetal Resin, polyvinyl propylal resin, polyvinyl acetal resin, butyl rubber, chloroprene rubber, polyamide resin, acrylonitrile-butadiene copolymer, acrylonitrile-butadiene-acrylic acid copolymer, acrylonitrile-butadiene-styrene copolymer, poly Vinyl acetate, nylon, acrylic rubber, etc. can be used. These may be used alone or in combination of two or more.
- a phenoxy resin having a number average molecular weight of 500000 to 15500 is preferable.
- the fluidity of the adhesive before curing can be suppressed and the interlayer thickness can be made uniform.
- the skeleton of the phenoxy resin include, but are not limited to, bisphenol A type, bisphenol “type, biphenyl skeleton type, etc.
- the phenoxy resin having a saturated water absorption of 1% or less is used during bonding or This is preferable because the occurrence of foaming and peeling can be suppressed even at high temperatures during solder mounting.
- a resin having a nitrile group, an epoxy group, a hydroxyl group, or a carboxyl group may be used for the purpose of improving adhesiveness or compatibility with other resins.
- a resin for example, acrylic rubber can be used.
- the amount of film-forming resin, for example, against the total amount of ingredients of the adhesive may be 5 wt 0/0 over 4 5 weight 0/0 or less.
- the adhesive may further include a silane coupling agent. Adhesion of the adhesive to the adherend can be further improved by including a silane coupling agent. Examples of the silane coupling agent include an epoxy silane coupling agent and an aromatic-containing aminosilane coupling agent. These may be used alone or in combination of two or more. Shi amount of silane coupling agent may be a 0.0 to 5 wt 0/0 of the total amount, as would exist ingredients of the adhesive.
- the adhesive may contain components other than those described above.
- additives may be added as appropriate to improve nuclide characteristics such as resin compatibility, stability, and workability.
- the adhesive is obtained by mixing a flux active compound, a thermosetting resin and a film-forming resin and drying at a predetermined temperature.
- the adhesive is expressed by the following formula (1) when the adhesive is applied to the surface of the oxidized copper plate and reduced in air at 230 ° C for 1 minute.
- the copper plate has a copper oxide reduction rate of 70 ⁇ 1 ⁇ 2 or more.
- the flux active compound has a reducing power that reduces the oxide film on the electrode surface of the circuit board and removes the oxide film.
- the copper oxide reduction rate sufficient for removing the oxide film and preventing the occurrence of poor connection is 70 ⁇ 1 ⁇ 2 or more.
- the copper oxide reduction rate preferably at 75 ⁇ 1 ⁇ 2 or more, more preferably 800/0 above.
- the copper oxide reduction conditions (230 ° C, 1 minute) will be described. Since the reducing action of the flux active compound on copper oxide is manifested at a temperature higher than the melting point of the flux active compound, the copper oxide reduction temperature can be appropriately changed depending on the flux active compound.
- SnZ3.5P 22 1.C
- Sn _58 B i Lead-free solders such as (1 39 ° C) are used, and most of these have a melting point of 230 ° C or less. Accordingly, embodiments of the present invention In this case, a copper oxide reduction temperature of 230 ° C is used.
- the reduction time is set to 1 minute in consideration of the time during which the flux active compound melts, gets wet on the surface of copper oxide, and exhibits a reduction action, and variation in the reduction action.
- the copper oxide (CuO) reduction rate is expressed by the following equation (1) and is obtained by the following measurement method.
- step (3) Within 1 minute after the reduction treatment in step (3), the adhesive component on the surface of the reduced copper plate is removed with acetone.
- the adhesive comprises: a tin-containing solder ball having a diameter of 500 jum disposed on the adhesive; when heated at a temperature 30 ° C higher than the melting point of the solder ball for 20 seconds,
- the solder wetting spread rate expressed by equation (2) is 40% or more.
- the flux active compound has the effect of reducing the oxide film of the solder bump, reducing the surface tension of the solder, and improving the wettability of the solder.
- the higher the solder wetting and spreading rate the more the metal-to-metal bond is promoted and the bonding strength increases.
- the solder wetting spread rate sufficient to prevent the occurrence of poor bonding is 40 ⁇ 1 ⁇ 2 or more. Further, considering the bonding probability and bonding reliability under various environments after bonding, the solder wetting spread rate is preferably 45 o / o or more, more preferably 500/0 or more.
- the embodiment of the present invention is heated at a temperature 30 ° C. higher than the melting point of the solder pole.
- the heating time is 20 seconds in consideration of the time until the flux active compound melts and moves to the surface of the solder ball and the solder ball wets and spreads, and the variation of the degree to which the solder wets and spreads.
- solder wetting spread rate is expressed by the following equation (2) and can be obtained by the following measurement method.
- Solder wetting spread rate [ ⁇ (Solder ball diameter) one (half after wetting spread) Field thickness) ⁇ / (Solder pole diameter)] X 1 00 ⁇ ⁇ ⁇ Formula (2) (Measurement method)
- the adhesive has a melt viscosity at a thickness of 100 m and 223 ° C of not less than 10 Pa Pa s and not more than 10,000 Pa Pa s. 1 0 Pa
- melt viscosity By setting the melt viscosity to s or more, it is possible to suppress a decrease in adhesion reliability due to the adhesive protruding from the adherend during heating, and it is possible to suppress contamination of peripheral materials due to the protrusion. It is also possible to prevent defects such as generation of bubbles and unfilling of the upper and lower circuit boards. Furthermore, the solder spreads too much, and it is possible to prevent any problems when short-circuiting between adjacent electrodes.
- the melt viscosity is preferably 1 OO P a ⁇ s to 3000 P a ⁇ s, particularly preferably 300 Pa to 1 500 Pa
- the melt viscosity of the adhesive is determined by the following measuring method. (Measuring method)
- An adhesive with a thickness of 1 OO m was measured with a viscoelasticity measuring device (manufactured by Jusco International Co., Ltd.) at a heating rate of 30 ° CZm in, a frequency of 1.0 Hz, with a constant strain — stress detection, and S
- the measured value is the viscosity when the ambient temperature, which is the melting point of nZ3.5 Ag, is 223 ° C.
- the adhesive of the present invention satisfies one, preferably two, and more preferably all of the copper oxide reduction rate, solder wetting spread rate, and melt viscosity within the above ranges.
- a circuit board was fabricated according to the process described in FIGS.
- a 2-layer single-sided circuit board (SE 1 310 made by Ube Industries) with a copper foil of 12 m and a base film thickness of 25 mm, 50 jU m diameter by UV laser from the opposite side of the copper foil Formed vias.
- the plating height was set to 23 jU m from the base material, and the circuit was formed by etching.
- the substrate with conductor bumps and the interlayer adhesive were thermocompression bonded with a vacuum laminator at 130 ° C and 0.1 MPa.
- a circuit was formed by etching a two-layer double-sided circuit board (Arisawa PKW1 01 2 ECU) with 12 jum copper foil and a base film thickness of 25 jUm.
- thermocompression bonding was performed at 218 ° C and 2MPa using a vacuum press, and 225 ° C and 1MPa were pressed for 40 seconds. After that, it was held at 260 ° C and 1 MPa for 5 minutes.
- Thermocompression bonding was carried out at 220 ° C and 2MPa, and 221 ° C and 1MPa were pressed for 25 seconds. Otherwise, it was fabricated in the same manner as in Example 1.
- Table 1 shows the evaluation results of the substrates treated by the methods of Examples 1 and 2 and Comparative Examples 1, 2 and 3. Examples 1 and 2 were good, but Comparative Examples 1, 2, and 3 had defects in substrate performance.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Combinations Of Printed Boards (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2007800052343A CN101385404B (zh) | 2006-02-13 | 2007-02-08 | 电路板的制造工艺 |
US12/160,718 US8042263B2 (en) | 2006-02-13 | 2007-02-08 | Process for manufacturing circuit board |
EP07706317A EP1986480A1 (en) | 2006-02-13 | 2007-02-08 | Circuit board manufacturing method and circuit board |
JP2008500413A JP5012794B2 (ja) | 2006-02-13 | 2007-02-08 | 回路基板の製造方法および回路基板 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006-035120 | 2006-02-13 | ||
JP2006035120 | 2006-02-13 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2007094129A1 true WO2007094129A1 (ja) | 2007-08-23 |
Family
ID=38371317
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2007/000069 WO2007094129A1 (ja) | 2006-02-13 | 2007-02-08 | 回路基板の製造方法および回路基板 |
Country Status (8)
Country | Link |
---|---|
US (1) | US8042263B2 (ja) |
EP (1) | EP1986480A1 (ja) |
JP (1) | JP5012794B2 (ja) |
KR (1) | KR20080093051A (ja) |
CN (1) | CN101385404B (ja) |
MY (1) | MY147728A (ja) |
TW (1) | TW200806142A (ja) |
WO (1) | WO2007094129A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100203307A1 (en) * | 2006-10-03 | 2010-08-12 | Sumitomo Bakelite Co., Ltd. | Adhesive tape |
JP2013093598A (ja) * | 2008-12-26 | 2013-05-16 | Sumitomo Bakelite Co Ltd | 可撓性基板および電子機器 |
JP2015201636A (ja) * | 2014-03-31 | 2015-11-12 | 大日本印刷株式会社 | 多層配線基板の製造方法、及び多層配線基板 |
JP2015201635A (ja) * | 2014-03-31 | 2015-11-12 | 大日本印刷株式会社 | 多層配線基板の製造方法 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011096900A (ja) * | 2009-10-30 | 2011-05-12 | Fujitsu Ltd | 導電体およびプリント配線板並びにそれらの製造方法 |
JP6358535B2 (ja) * | 2013-04-26 | 2018-07-18 | パナソニックIpマネジメント株式会社 | 配線板間接続構造、および配線板間接続方法 |
US9635759B2 (en) * | 2013-08-16 | 2017-04-25 | Osram Sylvania Inc. | Conductor pad for flexible circuits and flexible circuit incorporating the same |
CN103906379B (zh) * | 2014-02-28 | 2017-01-25 | 奥士康精密电路(惠州)有限公司 | 一种多层印刷电路板的压合方法 |
CN104302124A (zh) * | 2014-08-27 | 2015-01-21 | 无锡长辉机电科技有限公司 | 一种双面挠性印制板的制造工艺 |
JP7119583B2 (ja) * | 2018-05-29 | 2022-08-17 | Tdk株式会社 | プリント配線板およびその製造方法 |
EP4099807A1 (en) * | 2021-06-01 | 2022-12-07 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Component carrier interconnection and manufacturing method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002111216A (ja) * | 2000-09-29 | 2002-04-12 | Ibiden Co Ltd | 多層回路基板の製造方法 |
WO2002076161A1 (en) * | 2001-03-19 | 2002-09-26 | Sumitomo Bakelite Company, Ltd. | Method of manufacturing electronic part and electronic part obtained by the method |
JP2005277011A (ja) * | 2004-03-24 | 2005-10-06 | Sumitomo Bakelite Co Ltd | 多層基板およびその製造方法 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5768109A (en) * | 1991-06-26 | 1998-06-16 | Hughes Electronics | Multi-layer circuit board and semiconductor flip chip connection |
JPH08195560A (ja) | 1995-01-12 | 1996-07-30 | Oki Purintetsudo Circuit Kk | プリント回路基板の製造方法 |
JPH08316598A (ja) | 1995-05-16 | 1996-11-29 | Matsushita Electric Ind Co Ltd | プリント配線板およびその製造方法 |
JPH1154934A (ja) | 1997-06-06 | 1999-02-26 | Ibiden Co Ltd | 多層プリント配線板およびその製造方法 |
US6583198B2 (en) * | 1997-11-28 | 2003-06-24 | Hitachi Chemical Company, Ltd. | Photo curable resin composition and photosensitive element |
US6410415B1 (en) * | 1999-03-23 | 2002-06-25 | Polymer Flip Chip Corporation | Flip chip mounting technique |
JP2004104030A (ja) * | 2002-09-12 | 2004-04-02 | Sumitomo Bakelite Co Ltd | 多層配線板の製造方法および多層配線板 |
US6821878B2 (en) * | 2003-02-27 | 2004-11-23 | Freescale Semiconductor, Inc. | Area-array device assembly with pre-applied underfill layers on printed wiring board |
JP2005167032A (ja) * | 2003-12-03 | 2005-06-23 | Sumitomo Bakelite Co Ltd | 多層配線板の製造方法 |
WO2008044330A1 (fr) * | 2006-10-03 | 2008-04-17 | Sumitomo Bakelite Co., Ltd. | Ruban adhésif |
MY149267A (en) * | 2006-12-26 | 2013-08-15 | Sumitomo Bakelite Co | Conductive paste |
-
2007
- 2007-02-08 WO PCT/JP2007/000069 patent/WO2007094129A1/ja active Application Filing
- 2007-02-08 CN CN2007800052343A patent/CN101385404B/zh not_active Expired - Fee Related
- 2007-02-08 EP EP07706317A patent/EP1986480A1/en not_active Withdrawn
- 2007-02-08 MY MYPI20083056A patent/MY147728A/en unknown
- 2007-02-08 US US12/160,718 patent/US8042263B2/en not_active Expired - Fee Related
- 2007-02-08 KR KR1020087019910A patent/KR20080093051A/ko not_active Application Discontinuation
- 2007-02-08 JP JP2008500413A patent/JP5012794B2/ja not_active Expired - Fee Related
- 2007-02-13 TW TW096105199A patent/TW200806142A/zh unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002111216A (ja) * | 2000-09-29 | 2002-04-12 | Ibiden Co Ltd | 多層回路基板の製造方法 |
WO2002076161A1 (en) * | 2001-03-19 | 2002-09-26 | Sumitomo Bakelite Company, Ltd. | Method of manufacturing electronic part and electronic part obtained by the method |
JP2005277011A (ja) * | 2004-03-24 | 2005-10-06 | Sumitomo Bakelite Co Ltd | 多層基板およびその製造方法 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100203307A1 (en) * | 2006-10-03 | 2010-08-12 | Sumitomo Bakelite Co., Ltd. | Adhesive tape |
US8597785B2 (en) * | 2006-10-03 | 2013-12-03 | Sumitomo Bakelite Co., Ltd. | Adhesive film |
JP2013093598A (ja) * | 2008-12-26 | 2013-05-16 | Sumitomo Bakelite Co Ltd | 可撓性基板および電子機器 |
JP2015201636A (ja) * | 2014-03-31 | 2015-11-12 | 大日本印刷株式会社 | 多層配線基板の製造方法、及び多層配線基板 |
JP2015201635A (ja) * | 2014-03-31 | 2015-11-12 | 大日本印刷株式会社 | 多層配線基板の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
CN101385404B (zh) | 2012-07-04 |
TW200806142A (en) | 2008-01-16 |
CN101385404A (zh) | 2009-03-11 |
JP5012794B2 (ja) | 2012-08-29 |
MY147728A (en) | 2013-01-15 |
US20100212937A1 (en) | 2010-08-26 |
JPWO2007094129A1 (ja) | 2009-07-02 |
US8042263B2 (en) | 2011-10-25 |
EP1986480A1 (en) | 2008-10-29 |
KR20080093051A (ko) | 2008-10-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5012794B2 (ja) | 回路基板の製造方法および回路基板 | |
JP5742798B2 (ja) | 接着テープ | |
JP5217260B2 (ja) | 半導体ウエハーの接合方法および半導体装置の製造方法 | |
TWI449145B (zh) | 半導體晶圓的接合方法及半導體裝置的製造方法 | |
KR101581984B1 (ko) | 도전 접속 재료 및 그것을 이용한 단자간 접속 방법 및 접속 단자의 제조 방법 | |
JP4715975B2 (ja) | 電子部品の製造方法 | |
KR101622438B1 (ko) | 도전 접속 시트, 단자간의 접속 방법, 접속 단자의 형성 방법, 반도체 장치 및 전자 기기 | |
TWI455220B (zh) | 焊料連接方法,電子機器及其製造方法 | |
KR101578968B1 (ko) | 도전 접속 재료 및 그것을 사용한 단자 사이의 접속 방법 | |
KR20120064701A (ko) | 접착 필름, 다층 회로 기판, 전자 부품 및 반도체 장치 | |
JP5482666B2 (ja) | 可撓性基板および電子機器 | |
JP5109977B2 (ja) | 接合部構造および接合方法ならびに配線板およびその製造方法 | |
JP2012074636A (ja) | 接合方法、半導体装置、多層回路基板および電子部品 | |
JP2012160668A (ja) | 電子部品の製造方法 | |
JP2012079880A (ja) | 接着剤、多層回路基板、半導体用部品および半導体装置 | |
JP5316441B2 (ja) | 電子部品の製造方法及び電子部品 | |
JP2010073872A (ja) | 半田の接続方法および電子機器 | |
JP2011181760A (ja) | 端子間の接続方法およびそれを用いた半導体装置の製造方法、接続端子の形成方法 | |
JP2011181703A (ja) | 導電接続シートの製造方法、端子間の接続方法、接続端子の形成方法、半導体装置および電子機器 | |
JP2013225702A (ja) | 端子間の接続方法及び接続端子の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2008500413 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12160718 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007706317 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200780005234.3 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087019910 Country of ref document: KR |
|
NENP | Non-entry into the national phase |
Ref country code: DE |