WO2007079660A1 - Puce microprocesseur et système de commande de mémoire, procédé correspondant - Google Patents

Puce microprocesseur et système de commande de mémoire, procédé correspondant Download PDF

Info

Publication number
WO2007079660A1
WO2007079660A1 PCT/CN2006/003725 CN2006003725W WO2007079660A1 WO 2007079660 A1 WO2007079660 A1 WO 2007079660A1 CN 2006003725 W CN2006003725 W CN 2006003725W WO 2007079660 A1 WO2007079660 A1 WO 2007079660A1
Authority
WO
WIPO (PCT)
Prior art keywords
bus
hard disk
udma
controller
control unit
Prior art date
Application number
PCT/CN2006/003725
Other languages
English (en)
Chinese (zh)
Inventor
Jun Hu
Zhanbing Huang
Jieming Huang
Xiaomin Wu
Original Assignee
Huawei Technologies Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co., Ltd. filed Critical Huawei Technologies Co., Ltd.
Publication of WO2007079660A1 publication Critical patent/WO2007079660A1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Definitions

  • the present invention relates to a data storage technology, and in particular, to a processor chip and a storage control system and method.
  • Hard disks are an indispensable peripheral for most CPU systems, and the design of their controllers is a key technology in CPU system design.
  • the integrated drive electronics (IDE) interface type hard disk referred to as IDE hard disk for short, is the most widely used because of its mature production technology and lowest cost.
  • the interface of the IDE hard disk is integrated into the central processor CPU chip. At least 28 chip control pins are needed.
  • SRAM Static Random Access Memory
  • Flash Flash Flash Flash
  • Read Only Memory Read Only Memory
  • Called ROM Read Only Memory
  • the multiplexing of the IDE hard disk and other memory data lines and address lines is a good way for the CPU chip to reduce the pins and reduce the package.
  • FIG. 1 a prior art solution is shown in Figure 1: All external memory is controlled in unison through a common, configurable static RAM (SRAM) controller on the system bus.
  • SRAM static RAM
  • the SRAM controller is designed with timing registers that can be configured to configure the correct access timing for different memory types by configuring the timing registers. Therefore, external memory including IDE hard disk, Flash memory, Compact Flash (CF) memory and ROM/SRAM memory does not need to separately package control pins in the chip, but is allocated according to a certain access timing. Data is exchanged between the data line and the address line to reduce the number of control pins.
  • SRAM static RAM
  • the timing of the SRAM control is relative to the single, which is the general SRAM timing.
  • the IDE hard disk only the programmable input/output can be applied to match the SRAM timing.
  • Input/Output referred to as PIO
  • the way of data exchange between the hard disk and the CPU mainly includes PIO mode and direct memory access.
  • DMA Direct Memory Access
  • UDMA Ultra Direct Memory Access
  • the ⁇ mode is a data exchange mode for reading and writing data by executing an I/O port instruction by the CPU, and is the earliest hard disk data transmission mode, and is divided into PIO mode 0, PIO mode 1, and PIO mode 2.
  • the DMA mode is a data exchange mode for directly accessing data from a memory without going through a CPU: the CPU issues an instruction to the DMA controller, and causes the DMA controller to process the number of transfers. After the data transfer is completed, the DMA controller again Information is fed back to the CPU.
  • DMA mode is divided into single-byte DMA and multi-byte DMA, and the maximum transmission rate that can be achieved is only 16.6 megabytes. /second.
  • the DMA mode of operation used by the hard disk has now largely eliminated single-byte DMA and multi-byte DMA, while using the new UDMA mode.
  • the UDMA mode is based on the 16-bit multi-byte DMA mode. It is an enhanced version of the DMA mode. Based on the advantages of the DMA mode, a 16-bit Cyclic Redundancy Check (Cyclic Redundancy Check) is added. Called CRC), which improves the accuracy and security of the data transmission process. Moreover, the data transfer speed has been greatly improved, and its current maximum bandwidth has reached 133 megabytes/second.
  • Cyclic Redundancy Check Cyclic Redundancy Check
  • the hard disk Since the data exchange speed of the hard disk determines the access speed of the electronic device, the hard disk can only support
  • the W ⁇ mode undoubtedly limits the data storage speed of electronic devices.
  • multimedia applications such as high-definition television signals
  • the UDMA mode is not supported and obviously cannot meet the needs of high-bandwidth applications.
  • the SRAM cannot implement dynamic alternate access to the controlled memory. If it is necessary to switch to a different memory, the timing register needs to be reconfigured. For example, if the multimedia chip is plugged in at the same time A Flash and an IDE hard disk, the multimedia chip can not achieve alternate access of the Flash and multimedia IDE hard disk, it is necessary to reconfigure the timing register to switch by CPU intervention.
  • the disadvantages of the prior art are as follows: 1) Since the SRAM cannot implement dynamic alternate access of the control memory, if it is necessary to switch to a different control memory, the timing register needs to be reconfigured by the processor, resulting in a high CPU occupancy rate. , the data transmission rate is low; 2) Although the UDMA mode can greatly improve the data transmission rate and adapt to the high bandwidth requirement, however, as the bandwidth of multimedia applications such as high-definition television signals is gradually increased, if the electronic device does not support the UDMA mode, it is obviously impossible. Adapt to high bandwidth applications.
  • the technical problem to be solved by the embodiments of the present invention is to provide a processor chip and a processor chip-based storage control system and method, which solve the problems of high CPU occupancy and low data transmission rate in the prior art.
  • an embodiment of the present invention provides a processor chip, including: at least two controllers respectively connected to a processor system bus for receiving a processor system bus signal and controlling reading of an external memory of the processor Write
  • bus selector which is respectively connected to the controller, the bus selector includes an interface, and the controller exchanges data with the external memory of the processor through the interface;
  • One of the controllers is a hard disk controller for receiving a processor system bus signal and controlling reading and writing of an external hard disk of the processor.
  • an embodiment of the present invention further provides a storage control system, including:
  • At least two memories for storing data one of the memories being a hard disk;
  • the processor chip includes:
  • At least two controllers are respectively connected to the processor system bus for receiving the processor system bus signals and controlling the reading and writing of the external memory of the processor;
  • bus selector which is respectively connected to the controller, the bus selector includes an interface, and the controller exchanges data with the external memory of the processor through the interface;
  • One of the controllers is a hard disk controller for receiving processor system bus signals and controlling the processor Reading and writing of the hard disk of the department.
  • an embodiment of the present invention further provides a storage control method, where the method includes the following steps:
  • the bus selector receives the bus request signal of the controller, confirms that the shared bus is released, sends a bus enable signal to the controller, and the shared bus communicates with the controller and the memory controlled by the controller;
  • the connected controller is a hard disk controller, determine a current data exchange mode, and select a control unit corresponding to the data exchange mode, and then the control unit controls the hard disk to perform data reading and writing;
  • the controller When the connected controller is a non-hard disk controller, the controller directly controls the corresponding memory to read and write data.
  • the embodiment of the present invention implements the support of the UDMA access mode of the IDE hard disk while supporting the PIO mode by setting the hard disk controller in the system; or realizing the hard disk of the CPU system by setting the bus selector in the system. Dynamic sharing of the controller's data address with other memory controllers; or by encapsulating the controller including the hard disk controller and the bus selector in the processor chip, and only exchanging data with the external memory of the chip through the interface of the bus The chip package pin is reduced, thereby reducing the package volume; and in the memory control method provided by the present invention, the bus release signal received during the clock cycle is set to be invalid by the controller, ensuring that the predetermined clock cycle is within a predetermined clock cycle. Can pass data completely. Therefore, the problem in the prior art that the CPU occupation rate is high, the data transmission rate is low, and the high bandwidth application cannot be adapted is solved.
  • FIG. 1 is a schematic diagram of a technical solution of a multimedia processor in the prior art
  • FIG. 2 is a block diagram of a storage control system according to an embodiment of the present invention.
  • Figure 3 is a system block diagram of the hard disk controller of Figure 2;
  • FIG. 4 is a system block diagram of Embodiment 2 of a storage control system according to an embodiment of the present invention
  • FIG. 5 is a general flowchart of a storage control method according to an embodiment of the present invention
  • FIG. 6 is a flowchart of a working process of a hard disk controller in a storage control method according to an embodiment of the present invention
  • FIG. 8 is a flowchart of a write operation of a hard disk controller in a storage control method according to an embodiment of the present invention
  • the present invention provides a processor chip, see part A in FIG. 2, which includes at least two controllers respectively connected to the processor system bus, one of the controllers is a hard disk controller, and further includes a bus selector. And respectively connected to the controller, the bus selector includes an interface, and the controller exchanges data with the outside of the chip through the interface.
  • the controller is configured to receive a processor bus signal, and control the reading and writing of the external memory.
  • the processor is a CPU and includes two controllers: the first controller is an IDE hard controller 21, and the second controller is an SRAM controller 22.
  • the IDE hard disk controller 21 and the SRAM controller 22 receive commands from the CPU system bus to control the reading and writing of the hard disk and other memories, respectively.
  • an embodiment of the present invention further provides a storage control system including a processor chip, a shared bus, and at least two memories.
  • the shared bus connects the processor chip and the paralleled memory.
  • the processor chip is a CPU chip
  • the shared bus is a data and address sharing main line.
  • the memory is SRAM/ROM memory 32, flash memory 33 and IDE hard disk respectively.
  • the main functions of each part of the storage control system are:
  • the CPU chip includes an IDE hard disk controller 21, and the second controller is an SRAM controller 22 and a bus selector 1.
  • the IDE hard disk controller 21 receives commands from the CPU system bus to control the storage of the IDE hard disk 31, and the SRAM controller 22 receives commands from the CPU system bus, and follows the timing controllers of the SRAM controller in the SRAM/ROM memory 32 and the flash 33. Perform storage control.
  • the bus selector 1 is connected to the IDE hard disk controller 21 and the SRAM controller 22 via a controller bus, respectively, to control the routing of the IDE hard disk controller 21 and the SRAM controller 22; the bus selector 1 is connected to the data and address sharing bus through the interface. Further, it is connected to the IDE hard disk 31, the SRAM/ROM memory 32, and the flash memory 33.
  • the bus selector determines the right to use the interface by the controller, and the controller uses the right to determine the data and address sharing bus, connects the IDE hard disk controller 21 with the IDE hard disk 31, or connects the SRAM controller 22 and the SRAM/ROM memory 32 and Flash memory 33.
  • the hard disk controller is not limited to the IDE hard disk controller 21 in this embodiment.
  • a small computer system interface (SCSI) type hard disk controller is also suitable for the present invention.
  • the second controller may be a flash controller, a compressed flash controller, or a ROM controller.
  • FIG. 3 is a system block diagram of an embodiment of an IDE hard disk controller according to Embodiment 1 of the present invention, which includes a PIO control unit 211 connected to a CPU system bus for receiving a CPU system bus signal, and performing commands in a PIO mode.
  • UDMA control unit 212 connected to the CPU system bus, for receiving CPU system bus signals, performing data transmission control in UDMA mode, realizing operation of hard disk UDMA mode; logic unit 213 And respectively connected to the PIO control unit 211 and the UDMA control unit 212 for distinguishing the hard disk PIO mode and the hard disk UDMA mode, and strobing the corresponding PIO control unit or UDMA control unit, which can be transmitted by the strobe PIO control unit or the UDMA control unit The manner of the line is performed; the interface unit 214 is respectively connected to the PIO control unit 211, the UDMA control unit 212 and the bus selector 1 for acquiring and releasing the control right of the shared bus; further comprising a timing unit 215, respectively, and the PIO control The unit 211 is connected to the UDMA control unit 212 for providing a hard disk PIO. Type and timing parameters to achieve the hard disk UDMA mode, implement support for different core clock settings.
  • the PIO control unit 211 and the UDMA control unit 212 are both connected to the CPU system bus to acquire system commands and data. However, specifically, the PIO control unit 211 controls the transmission of commands and data, but the UDMA control unit 212 only controls the transmission of data. That is, the transmission of the system command must first be performed by the PIO control unit 211.
  • multiplexing support for the PIO mode and the UDMA mode can be realized.
  • the processor chip is not limited to the above two controllers, and may include a plurality of controllers, and the routing of the shared bus is unified by the bus selector.
  • FIG. 4 it is a second embodiment of a processor chip according to an embodiment of the present invention.
  • Adding a flash controller based on FIG. 2 specifically includes: a bus selector 1, an IDE hard disk controller 21, an SRAM controller 22, and a flash controller 23, wherein the flash controller 23 is responsible for the read/write control of the flash.
  • the bus selector 1 is responsible for routing of the DE hard disk controller 21, the SRAM controller 22, and the flash controller 23.
  • the function and function of each device in this embodiment please refer to the above, and details are not described herein again.
  • a compressed flash controller or a ROM controller may also be included.
  • a compressed flash controller or a ROM controller may also be included.
  • an embodiment of the present invention further provides a storage control method, and a flowchart thereof is shown in FIG. 5, where the method includes the following steps:
  • Step 101 The bus selector receives a bus request signal of the controller; that is, the controller needs to control the reading and writing of the memory, and sends a bus request signal to the bus selector, and the bus selector receives the bus request signal;
  • Step 102 The bus selector determines whether the shared bus is occupied, if the shared bus is occupied, step 103 is performed, otherwise step 104 is performed;
  • Step 103 The bus selector sends a bus release signal to the controller occupying the shared bus, and the occupied controller is required to release the shared bus.
  • the controller receiving the bus release instruction sets the bus release instruction to be invalid if it is still within a predetermined time period, for example, data is performed in UDMA mode.
  • the preset time is one CPU clock cycle to satisfy the UDMA's ability to completely perform data transmission of at least one CPU clock.
  • This step can also include the following steps:
  • Step 1031 If the controller occupying the shared bus is still within a predetermined time period, the bus release signal is set to be invalid;
  • Step 1032 The controller occupying the shared bus enters a pause after a time period, and releases the shared bus.
  • Step 1033 The bus selector detects whether the shared bus is released. If yes, step 104 is performed, otherwise step 1033 is re-executed until it is confirmed that the shared bus is released.
  • Step 104 After the bus controller occupies the shared bus, the bus selector sends a bus enable signal to the requesting controller;
  • Step 105 Connect the controller and the memory controlled by the shared bus through the shared bus; the controller is divided into a hard disk controller and a non-hard disk controller, when the connected controller is a hard disk controller, step 106 is performed, otherwise step 107 is performed;
  • Step 106 The hard disk controller determines the current data exchange working mode. If it is the UDMA mode, select the corresponding internal unit to control the read and write access of the hard disk by using the UDMA mode. If it is the PIO mode, select the corresponding internal unit to control the hard disk with the PIO mode. Read and write access, and end the read and write access process;
  • Step 107 The non-hard disk controller controls the read and write access of the memory and ends the process.
  • FIG. 6 is a flowchart of a read/write control process performed by a hard disk controller when a hard disk controller is allowed to use a shared bus in the storage control method according to an embodiment of the present invention, including the following steps:
  • Step 201 The hard disk controller acquires a shared bus.
  • Step 202 the hard disk controller logic unit identifies the working mode of the hard disk storage, in the PIO mode, step 203 is performed, and if it is the UDMA mode, step 204 is performed;
  • Step 203 the logic unit strobes the line of the PIO control unit, performs PIO read and write access control, and performs step 209;
  • Step 204 The logic unit strobes the line of the PIO control unit, and sends a UDMA transmission instruction to the hard disk storage by using a PIO mode;
  • Step 205 strobing the line of the UDMA control unit; that is, the hard disk memory transmitting and receiving the feedback instruction indicates that the UDMA mode can be applied, and after receiving the feedback command from the hard disk memory, the logic unit strobes the line of the UDMA control unit;
  • Step 206 the UDMA control unit determines the UDMA mode type, if it is a write access, step 207 is performed, otherwise step 208 is performed;
  • Step 207 Perform write access control in a UDMA mode.
  • Step 208 Perform read access control in a UDMA mode.
  • Step 209 the read/write data exchange is completed, and the process ends.
  • the following embodiment details the process of read and write access control in UDMA mode.
  • FIG. 7 is a complete diagram of write access control in the UDMA mode according to an embodiment of the present invention.
  • the flow chart includes the following steps:
  • Step 401 the bus selector receives the bus request signal sent by the hard disk controller; Step 402, the bus selector determines whether the data and address sharing bus is occupied, and if so, after performing step 403, step 404 is performed; otherwise, step 404 is performed;
  • Step 403 The bus selector sends a bus release signal to a controller that occupies the data and address sharing bus.
  • Step 404 After the bus selector detects that the data and the address sharing bus are dry or idle, return a bus enable signal to the hard disk controller.
  • Step 405 The bus selector connects the hard disk controller to the data and address sharing bus through the interface;
  • Step 406 The hard disk controller logic unit identifies that the working mode of the hard disk storage is a UDMA mode, and sends a UDMA transmission instruction by using a PIO controller.
  • Step 407 When the hard disk memory recognizes the command and prepares the UDMA data transmission, a hard disk interrupt signal is generated. After receiving the interrupt signal, the processor queries the status register of the hard disk to confirm that the hard disk controller can perform UDMA data transmission. The processor switches the logic unit to a logic value corresponding to the UDMA mode, and selects the operation mode configuration register as a write operation;
  • Step 408 the logic unit strobes the UDMA control unit
  • Step 409 The operation mode configuration register sends an operation instruction to the UDMA control unit, and the UDMA control unit recognizes the operation instruction as a write operation instruction;
  • Step 410 the UDMA control unit determines whether the UDMA write initialization has been performed, if yes, step 415 is performed, otherwise step 411 is performed;
  • Step 411 performing UDMA write initialization
  • Step 412 the UDMA control unit detects whether a bus release signal is received, if the step 413 is performed, otherwise step 415 is performed;
  • Step 413 the UDMA control unit enters a write pause state, and releases the shared bus.
  • Step 414 issue a bus request instruction, and re-execute step 401;
  • Step 415 the UDMA control unit performs write and transfer data of one CPU clock
  • Step 416 Determine whether the write transmission ends. If yes, go to step 417. Otherwise, go to step 412.
  • Step 417 Send the cyclic redundancy code check and end. That is to say, in the UDMA write control state machine, the determination condition of entering the host pause state increases the valid condition of the bus release signal, and once the condition is met, the host pause state is entered, and the associated clock and data are suspended. . When the UDMA access ends, the data address bus is actively acquired. At this time, the host pause state to the data transfer state is exited, and the data is continuously sent to the IDE hard disk until the UDMA write transfer is completed and the check CRC is sent.
  • a complete flow diagram of read access control in UDMA mode includes the following steps:
  • Step 501 The bus selector receives a bus request signal sent by the hard disk controller.
  • Step 502 the bus selector determines whether the data and address sharing bus is occupied, if yes, step 503 is followed by step 504, otherwise step 504 is performed;
  • Step 503 The bus selector sends a bus release signal to a controller that occupies the data and address sharing bus.
  • Step 504 After the bus selector detects that the data and the address sharing bus are released or idle, returning a bus enable signal to the hard disk controller;
  • Step 505 The bus selector connects the hard disk controller to the data and address sharing bus.
  • Step 506 The hard disk controller logic unit identifies that the working mode of the hard disk memory is a UDMA mode, and sends a DMA transfer instruction through the PIO controller.
  • Step 507 When the hard disk memory recognizes the command and prepares the UDMA data transmission, the hard disk interrupt signal is generated. After receiving the interrupt signal, the processor queries the status register of the hard disk to confirm that the hard disk controller can perform UDMA data transmission. The processor switches the logic unit to a logic value corresponding to the UDMA mode, and selects the operation mode configuration register as a read operation;
  • Step 508 the logic unit strobes the UDMA control unit
  • Step 509 The operation mode configuration register sends an operation instruction to the UDMA control unit, and the UDMA control unit recognizes the operation instruction as a read operation instruction;
  • Step 510 the control unit determines whether the UDMA read initialization has been performed, and if so, step 517 is performed, otherwise step 511 is performed;
  • Step 511 performing UDMA read initialization
  • Step 512 the control unit detects whether a bus front-end signal is received, and if so, step 513 is performed, otherwise step 517 is performed; Step 513, the UDMA control unit sets the DMA ready signal to be invalid;
  • Step 514 continue to receive 0-2 data according to the setting; if the rate mode is increased, more data can be received.
  • Step 515 the UDMA control unit enters a read pause state, releasing the shared bus
  • Step 516 issue a bus request instruction, and re-execute step 501;
  • Step 517 UDMA performs read and transfer data of one CPU clock
  • Step 518 Determine whether the read transmission ends, and if yes, perform step 519, otherwise perform steps
  • Step 519 sending a cyclic redundancy code check, and ending.
  • the judgment condition of entering the host pause state increases the condition that the bus release signal is valid, and once the condition is judged, the main side on the IDE bus is established.
  • the DMA ready signal is disabled. After continuing to receive 0-2 16-bit data from the IDE hard disk, it enters the host's pause state until the SRMA access ends and reacquires the data address bus. After re-entering the transfer state, the IDE bus is used. The upper main DMA ready signal is asserted and the IDE hard drive continues to send data to the IDE hard disk controller.
  • the IDE hard disk controller supporting the data address sharing in the embodiment of the present invention not only supports the original PIO mode, but also supports the more efficient UDMA mode, and realizes the data address line of the IDE hard disk controller and other memories. Dynamic coexistence. That is to say, the embodiment of the present invention enables the IDE hard disk controller to simultaneously implement the transmission of the PIO mode and the U MA mode in the case of multiplexing the data lines and the address lines with other storage controllers, thereby solving the CPU in the prior art. High occupancy, low data transfer rates, and the problem of not being able to accommodate high bandwidth applications. The invention reduces the number of package pins on the basis of realizing multiple data exchange mode multiplexing, thereby reducing the chip package volume.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

La présente invention concerne une puce microprocesseur qui comprend au moins deux unités de commande reliées respectivement au bus système du processeur et un sélecteur de bus relié aux unités de commande. Les unités de commande reçoivent le signal provenant du bus système du processeur et commandent le traitement de lecture et d'écriture de la mémoire externe du processeur. Le sélecteur de bus comprend une interface qui permet d'échanger les données avec la mémoire externe du processeur. Une des unités de commande est une unité de commande de disque dur. L'unité de commande de disque dur reçoit le signal provenant du bus système du processeur et commande le traitement de lecture et d'écriture entre le processeur et le disque dur externe. L'invention porte également sur un système de commande de mémoire mis en oeuvre sur la base de ladite puce microprocesseur et sur un procédé correspondant. Cette invention permet de réduire la quantité de broches de raccordement du fait du multiplexage des modes d'échange de données en vue de réduire le volume du boîtier de la puce.
PCT/CN2006/003725 2006-01-06 2006-12-30 Puce microprocesseur et système de commande de mémoire, procédé correspondant WO2007079660A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN200610032786.0 2006-01-06
CNB2006100327860A CN100346285C (zh) 2006-01-06 2006-01-06 处理器芯片与存储控制系统及方法

Publications (1)

Publication Number Publication Date
WO2007079660A1 true WO2007079660A1 (fr) 2007-07-19

Family

ID=37484090

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2006/003725 WO2007079660A1 (fr) 2006-01-06 2006-12-30 Puce microprocesseur et système de commande de mémoire, procédé correspondant

Country Status (2)

Country Link
CN (1) CN100346285C (fr)
WO (1) WO2007079660A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109669894A (zh) * 2018-12-21 2019-04-23 天津国芯科技有限公司 一种可减少芯片封装管脚的通用异步收发装置
CN113383326A (zh) * 2019-05-17 2021-09-10 华为技术有限公司 一种具有接口复用功能的集成电路及管脚切换方法
CN114564426A (zh) * 2020-11-27 2022-05-31 中国科学院声学研究所 一种嵌入式多接口数据转换装置

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102043592B (zh) * 2010-12-09 2012-05-02 成都市华为赛门铁克科技有限公司 固态硬盘的连接处理方法、装置和系统
CN103106042B (zh) * 2011-11-14 2016-07-06 联想(北京)有限公司 数据存取方法和电子设备
CN104239252A (zh) * 2013-06-21 2014-12-24 华为技术有限公司 数据存储系统的数据传输方法、装置及系统
CN106155963A (zh) * 2015-03-31 2016-11-23 上海黄浦船用仪器有限公司 一种基于Multibus总线的数据导出系统及应用
CN105389283A (zh) * 2015-12-11 2016-03-09 中国航空工业集团公司西安航空计算技术研究所 一种基于CoreConnect总线的电子盘控制器电路及控制方法
CN108762460A (zh) * 2018-06-28 2018-11-06 北京比特大陆科技有限公司 一种数据处理电路、算力板、矿机以及挖矿系统
CN112685344B (zh) * 2020-12-30 2024-05-14 合肥市芯海电子科技有限公司 Dma编程电路及基于dma编程电路的编程方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1387644A (zh) * 1999-08-31 2002-12-25 英特尔公司 并行处理器体系结构的sdram控制器
CN1437730A (zh) * 1999-12-28 2003-08-20 英特尔公司 分布式存储器控制和带宽优化
CN1542766A (zh) * 2003-11-06 2004-11-03 威盛电子股份有限公司 具有共用存储器存取装置的光盘控制芯片与其存储器存取方法
US20050251593A1 (en) * 2004-05-05 2005-11-10 Chanson Lin Method for determining transmitting mode of a memory card with multiple interface functions

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5495586A (en) * 1991-12-26 1996-02-27 Kabushiki Kaisha Toshiba Computer system having memory card/disk storage unit used as external storage device
JPH07311633A (ja) * 1994-05-19 1995-11-28 Toshiba Corp データ記録再生装置及びそのインターフェース用ケーブル
CN2335192Y (zh) * 1998-02-25 1999-08-25 穆春虎 计算机硬盘切换器
CN100367151C (zh) * 2004-03-02 2008-02-06 广达电脑股份有限公司 可携式计算机

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1387644A (zh) * 1999-08-31 2002-12-25 英特尔公司 并行处理器体系结构的sdram控制器
CN1437730A (zh) * 1999-12-28 2003-08-20 英特尔公司 分布式存储器控制和带宽优化
CN1542766A (zh) * 2003-11-06 2004-11-03 威盛电子股份有限公司 具有共用存储器存取装置的光盘控制芯片与其存储器存取方法
US20050251593A1 (en) * 2004-05-05 2005-11-10 Chanson Lin Method for determining transmitting mode of a memory card with multiple interface functions

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109669894A (zh) * 2018-12-21 2019-04-23 天津国芯科技有限公司 一种可减少芯片封装管脚的通用异步收发装置
CN113383326A (zh) * 2019-05-17 2021-09-10 华为技术有限公司 一种具有接口复用功能的集成电路及管脚切换方法
CN114564426A (zh) * 2020-11-27 2022-05-31 中国科学院声学研究所 一种嵌入式多接口数据转换装置
CN114564426B (zh) * 2020-11-27 2024-05-14 中国科学院声学研究所 一种嵌入式多接口数据转换装置

Also Published As

Publication number Publication date
CN100346285C (zh) 2007-10-31
CN1873604A (zh) 2006-12-06

Similar Documents

Publication Publication Date Title
WO2007079660A1 (fr) Puce microprocesseur et système de commande de mémoire, procédé correspondant
KR970000842B1 (ko) 정보 처리 시스템 및 컴퓨터 시스템
US7200692B2 (en) PVDM (packet voice data module) generic bus
US7769934B1 (en) Master and slave side arbitrators associated with programmable chip system components
JP2552085B2 (ja) マルチプル・バスの調停論理のためのシステム及び方法
US6772237B2 (en) Host controller interface descriptor fetching unit
US6157970A (en) Direct memory access system using time-multiplexing for transferring address, data, and control and a separate control line for serially transmitting encoded DMA channel number
WO2023143504A1 (fr) Système informatique, gestionnaire de dispositif pci, et procédé d'initialisation associé
JP2002300229A (ja) Ｕｓｂ通信制御装置、ｕｓｂ通信システムおよびｕｓｂ通信制御方法
JP2006522414A (ja) 仮想周辺コンポーネントインターコネクト多重ファンクション装置
US6567881B1 (en) Method and apparatus for bridging a digital signal processor to a PCI bus
EP3716084A1 (fr) Appareil et procédé de partage d'un dispositif flash parmi plusieurs maîtres d'une plate-forme informatique
JP2539058B2 (ja) デ―タプロセッサ
US5566345A (en) SCSI bus capacity expansion controller using gating circuits to arbitrate DMA requests from a plurality of disk drives
JPH05197647A (ja) 入力／出力装置及びデータ転送方法
KR20180116717A (ko) 직렬 시스템 버스 인터페이스 및 직접메모리액세스 컨트롤러를 갖는 전자 시스템 및 그 동작 방법
TWI416418B (zh) 資料傳輸控制器、裝置及其方法
US6519670B1 (en) Method and system for optimizing a host bus that directly interfaces to a 16-bit PCMCIA host bus adapter
US8756356B2 (en) Pipe arbitration using an arbitration circuit to select a control circuit among a plurality of control circuits and by updating state information with a data transfer of a predetermined size
JP4011258B2 (ja) 制御チップセット間の割込み機能を有するバスの調停方法
US20030084223A1 (en) Bus to system memory delayed read processing
US9280298B2 (en) Storage device and storage system
JP2004503871A (ja) 直接メモリアクセス・コントローラおよび方法
JPS581454B2 (ja) 入出力制御方式
CA2282166C (fr) Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06840755

Country of ref document: EP

Kind code of ref document: A1