CA2282166C - Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci - Google Patents

Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci Download PDF

Info

Publication number
CA2282166C
CA2282166C CA 2282166 CA2282166A CA2282166C CA 2282166 C CA2282166 C CA 2282166C CA 2282166 CA2282166 CA 2282166 CA 2282166 A CA2282166 A CA 2282166A CA 2282166 C CA2282166 C CA 2282166C
Authority
CA
Canada
Prior art keywords
dsp
bus
pci
intermediate bus
port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA 2282166
Other languages
English (en)
Other versions
CA2282166A1 (fr
Inventor
Michael Mojaver
Ray Broemmelsiek
Andy Sheedy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IDT Canada Inc
Original Assignee
Tundra Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tundra Semiconductor Corp filed Critical Tundra Semiconductor Corp
Priority to CA 2282166 priority Critical patent/CA2282166C/fr
Publication of CA2282166A1 publication Critical patent/CA2282166A1/fr
Application granted granted Critical
Publication of CA2282166C publication Critical patent/CA2282166C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/4031—Coupling between buses using bus bridges with arbitration

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
CA 2282166 1998-09-11 1999-09-10 Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci Expired - Fee Related CA2282166C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 2282166 CA2282166C (fr) 1998-09-11 1999-09-10 Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CA2,247,007 1998-09-11
CA2247007 1998-09-11
CA 2282166 CA2282166C (fr) 1998-09-11 1999-09-10 Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci

Publications (2)

Publication Number Publication Date
CA2282166A1 CA2282166A1 (fr) 2000-03-11
CA2282166C true CA2282166C (fr) 2005-08-16

Family

ID=31716454

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2282166 Expired - Fee Related CA2282166C (fr) 1998-09-11 1999-09-10 Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci

Country Status (1)

Country Link
CA (1) CA2282166C (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100395745C (zh) * 2004-05-10 2008-06-18 联发科技股份有限公司 计算机系统以及外围装置的控制系统
CN109308283B (zh) * 2018-08-31 2022-11-22 西安微电子技术研究所 一种SoC片上系统及其外设总线切换方法

Also Published As

Publication number Publication date
CA2282166A1 (fr) 2000-03-11

Similar Documents

Publication Publication Date Title
US5450551A (en) System direct memory access (DMA) support logic for PCI based computer system
US6567881B1 (en) Method and apparatus for bridging a digital signal processor to a PCI bus
US6581124B1 (en) High performance internal bus for promoting design reuse in north bridge chips
US5870567A (en) Delayed transaction protocol for computer system bus
US6185520B1 (en) Method and system for bus switching data transfers
US6226700B1 (en) Computer system with bridge logic that includes an internal modular expansion bus and a common master interface for internal master devices
US5805842A (en) Apparatus, system and method for supporting DMA transfers on a multiplexed bus
US5396602A (en) Arbitration logic for multiple bus computer system
JP4008987B2 (ja) バス通信システム及びバス調停方法並びにデータ転送方法
US8103803B2 (en) Communication between a processor and a controller
US6857035B1 (en) Methods and apparatus for bus mastering and arbitration
US5826048A (en) PCI bus with reduced number of signals
US6098134A (en) Lock protocol for PCI bus using an additional "superlock" signal on the system bus
US6356963B1 (en) Long latency interrupt handling and input/output write posting
WO1996000940A1 (fr) Convertisseur de protocole d'interruptions pci en protocole d'interruptions isa et logique de selection
US5774681A (en) Method and apparatus for controlling a response timing of a target ready signal on a PCI bridge
US6301632B1 (en) Direct memory access system and method to bridge PCI bus protocols and hitachi SH4 protocols
US6101566A (en) Computer system with bridge logic that includes an internal modular expansion bus and a common target interface for internal target devices
JPH10293744A (ja) Ｐｃｉバス・システム
KR930002787B1 (ko) 주변 제어기와 어댑터 인터페이스
US5968144A (en) System for supporting DMA I/O device using PCI bus and PCI-PCI bridge comprising programmable DMA controller for request arbitration and storing data transfer information
US7096290B2 (en) On-chip high speed data interface
US5933616A (en) Multiple bus system bus arbitration according to type of transaction requested and the availability status of the data buffer between the buses
US5933613A (en) Computer system and inter-bus control circuit
US6052754A (en) Centrally controlled interface scheme for promoting design reusable circuit blocks

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed