WO2006117907A1 - Procédés de fabrication d’éléments semi-conducteurs et de cartes de circuits imprimés, et éléments semi-conduteurs et cartes de circuits imprimés - Google Patents

Procédés de fabrication d’éléments semi-conducteurs et de cartes de circuits imprimés, et éléments semi-conduteurs et cartes de circuits imprimés Download PDF

Info

Publication number
WO2006117907A1
WO2006117907A1 PCT/JP2006/301444 JP2006301444W WO2006117907A1 WO 2006117907 A1 WO2006117907 A1 WO 2006117907A1 JP 2006301444 W JP2006301444 W JP 2006301444W WO 2006117907 A1 WO2006117907 A1 WO 2006117907A1
Authority
WO
WIPO (PCT)
Prior art keywords
semiconductor element
semiconductor
circuit board
manufacturing
channel
Prior art date
Application number
PCT/JP2006/301444
Other languages
English (en)
Japanese (ja)
Inventor
Takeshi Hara
Yuichi Saito
Original Assignee
Sharp Kabushiki Kaisha
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Kabushiki Kaisha filed Critical Sharp Kabushiki Kaisha
Publication of WO2006117907A1 publication Critical patent/WO2006117907A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1292—Multistep manufacturing methods using liquid deposition, e.g. printing

Definitions

  • SEMICONDUCTOR ELEMENT AND CIRCUIT BOARD MANUFACTURING METHOD
  • SEMICONDUCTOR ELEMENT AND CIRCUIT BOARD MANUFACTURING METHOD
  • the present invention relates to a semiconductor element, a method for manufacturing a circuit board, and a semiconductor element, a circuit board, and an electronic device. More specifically, a method for manufacturing a semiconductor element suitable for manufacturing a thin film transistor or the like, a method for manufacturing a circuit board suitable for manufacturing an active matrix substrate or the like, a semiconductor element such as a thin film transistor, or a circuit substrate such as an active matrix substrate or the like. And an electronic apparatus such as an imaging apparatus, an image input apparatus, and a display apparatus. Background art
  • a resist material (photoresist material) having photosensitivity is applied to the entire surface of a substrate, and a heat treatment is performed to obtain a resist film.
  • exposure is performed using an exposure apparatus such as a stepped projection exposure apparatus (stepper) and a photomask having a predetermined pattern.
  • the resist pattern film is obtained on the substrate by developing with a developer containing an organic alkali or the like.
  • the resist pattern film is exposed to an etching atmosphere by a wet etching method or a dry etching method, whereby the thin film on the substrate is processed into a predetermined pattern.
  • the resist pattern film is removed at a suitable stage with a stripping solution containing an organic solvent or the like.
  • Devices have been disclosed (for example, see Patent Document 2).
  • photolithography is not used to form a thin film in a thin film device, so that the number of times of photolithography can be reduced.
  • there was room for improvement in that the shape of the formed film and variations in device characteristics were likely to increase.
  • the ink jet method a method of pre-treating a substrate in advance before dropping a droplet has been considered. This is performed for the purpose of relaxing the positional accuracy (landing accuracy) when the dropped droplet reaches the substrate, or for increasing the processing speed by reducing the number of required droplets. .
  • an affinity region and a non-affinity region for the wiring forming material are formed on the substrate on which the wiring is to be formed, and the wiring is formed by dropping a droplet of the wiring material into the affinity region by an inkjet method ( For example, see Patent Document 3.) 0
  • An exposure apparatus and a photomask are used to form this affinity region and non-affinity region.
  • a bank is formed so as to surround the wiring formation region, and the upper portion of this bank is formed. Disclosure of non-lyophilic and lyophilic wiring formation area (See, for example, Patent Document 4.) 0 An exposure apparatus and a photomask are also used to produce this bank.
  • TFT array substrate includes TFTs as source wiring, gate wiring, and switching elements connected to these on the substrate, and is suitably used for, for example, a liquid crystal display device.
  • This TFT array substrate is manufactured, for example, by a series of processes as shown in Non-Patent Document 3, and in many cases, the manufacture of a TFT array substrate requires five or more times of photolithography. It was.
  • a general disadvantage of using photolithography is that a resist material having photosensitivity is applied to the entire surface of the substrate, so that a large amount of resist material, a developer for developing, and a stripping solution for removing the resist are used. Examples include the use of chemicals and the need for highly accurate equipment such as resist coating equipment and exposure equipment. For this reason, when conventional general photolithography is used, the environmental burden may be large, the material cost may be high, and a large amount of capital investment may be required. Therefore, reducing the number of photolithography operations in manufacturing circuit boards and devices has been an important issue. Above all,
  • Patent Document 1 Pamphlet of International Publication No. 97Z43689
  • Patent Document 2 Japanese Unexamined Patent Application Publication No. 2004-145333
  • Patent Document 3 Japanese Patent Laid-Open No. 11-204529
  • Patent Document 4 Japanese Unexamined Patent Publication No. 2000-353594
  • Non-Patent Document 1 Nikkei Electronics, June 17, 2002, Nikkei Business Publications, June 17, 2002, No. 824, p. 67-78
  • Non-Patent Document 2 Takeo Kawase et al., “Invited Paper: All-Polymer Thin Film Transistors Fabricated by High—Resolution Ink—jet PrintingJ, SID 01 DI GEST, (USA), Society for Information Display, 2001, No. 32 , 1st edition, p. 40-43
  • Non-Patent Document 3 Nikkei Microdevices, “Flat Panel Display 1999”, Nikkei BP, 1998, p. 129
  • the present invention has been made in view of the above-described present situation, and can selectively form a film and can reduce the number of times of photolithography necessary for forming an element structure. It is an object of the present invention to provide a method for manufacturing a substrate, and a semiconductor element, a circuit substrate, and an electronic device obtained by using them.
  • the present inventors have studied various methods for manufacturing a semiconductor device having a channel. As a result, the groove portion (channel groove) on the channel region or below the channel region formed in the element formation process by channel etching or the like is formed. We focused on effective use. Then, as shown in FIG. 1, by dropping a functional material having fluidity into the channel groove, the functional layer can be selectively and highly accurately formed even by coating formation. We have found that it is possible to reduce the number of photolithography required for formation. As a result, the inventors have conceived that the above problems can be solved brilliantly and have reached the present invention.
  • the present invention is a method of manufacturing a semiconductor device having a channel, and the manufacturing method includes a step of forming a functional layer by dropping a functional material having fluidity into a channel groove. It is a manufacturing method of an element.
  • a semiconductor element manufactured according to the present invention has a channel.
  • the semiconductor element includes a structure in which a source electrode and a drain electrode are opposed to each other, and the channel is formed of a source electrode and a drain in a semiconductor layer positioned below or above the source electrode and the drain electrode. It is formed in a region corresponding to the electrode.
  • the above The channel groove refers to a groove formed between a source electrode and a drain electrode facing each other when the source electrode and the drain electrode are formed separately in the manufacturing process of the semiconductor element.
  • the channel groove functions as a groove portion of the bank pattern that controls the shape of the droplet. Variations in characteristics of semiconductor elements due to variations can be suppressed.
  • the functional layer is formed by selectively dropping a functional material having fluidity into the channel groove on the substrate, the functional layer is formed on the entire surface of the substrate and then patterned. It is possible to reduce photolithography once. As a result, loss of the functional material can be reduced and damage to the base film during patterning can be eliminated. Furthermore, since an exposure process and a development process are not required, a photomask, an exposure apparatus, and a developer can be reduced.
  • the functional material having fluidity is not particularly limited as long as it can form a functional layer by drying or heat treatment after dropping, and can be applied by an inkjet apparatus. It is preferable that it is a thing.
  • a preferable form of the functional material is an insulating material, and a protective layer (insulating layer) can be formed as the functional layer.
  • the fluid insulating material is not particularly limited as long as a protective layer (insulating layer) can be formed by drying or heat treatment after dropping.
  • the protective layer is preferably impermeable to moisture.
  • preferred embodiments of the method for manufacturing a semiconductor element of the present invention include (1) sequentially forming a gate electrode, a gate insulating film, a semiconductor layer, and a source electrode and a drain electrode on a substrate.
  • a step of forming a protective layer by dropping a fluid insulating material into a channel groove formed by at least the source electrode and the drain electrode, (2) a gate electrode, a gate insulating film, A semiconductor film, a source electrode and a drain electrode are sequentially formed on the substrate, and a fluid insulating material is dropped and maintained in at least a channel groove formed by the source electrode and the drain electrode.
  • An embodiment includes a step of forming a protective layer and a step of patterning a semiconductor film using the protective layer to form a semiconductor layer.
  • a protective layer (insulating layer) can be selectively formed by a simple method, and the channel portion of the semiconductor element is protected. be able to.
  • the protective layer may be formed of a material that can also serve as a light shielding layer.
  • the patterning of the semiconductor film is performed before the step of forming the protective layer.
  • patterning of the semiconductor film is performed after the step of forming the protective layer.
  • the semiconductor layer includes a lower semiconductor layer and a pair of upper semiconductor layers, and the channel groove is formed by a pair of upper semiconductor layers, a source electrode, and a drain electrode. It can be a thing.
  • the semiconductor film includes a lower semiconductor film and a pair of upper semiconductor layers, and the channel groove is formed by a pair of upper semiconductor layers, a source electrode, and a drain electrode.
  • the lower semiconductor film may be patterned using the protective layer to form the lower semiconductor layer. In this case, the patterning of the upper semiconductor film is performed before the protective layer forming step, and the patterning of the lower semiconductor film is performed after the protective layer forming step.
  • a form of the channel groove formed using the source electrode and the drain electrode for example, a form formed between the source electrode and the drain electrode, a stacked film of the source electrode and the photoresist, Form formed between the drain electrode and the laminated film of the photoresist, formed between the laminated film of the source side upper semiconductor layer and the source electrode, and the laminated film of the drain side upper layer semiconductor layer and the drain electrode. And a form formed between the laminated film of the source side upper semiconductor layer, the source electrode and the photoresist, and the laminated film of the drain side upper layer semiconductor layer, the drain electrode and the photoresist.
  • the photoresist used as a mask in channel etching may be left when the functional material having fluidity is dropped or may be removed.
  • the photoresist is preferably a resist having liquid repellency (liquid repellent resist) with respect to the functional material having fluidity from the viewpoint of increasing the dropping accuracy of the functional material having fluidity.
  • the functional layer may also protrude the channel groove force after the photoresist is removed.
  • the functional layer (protective layer) made of the insulating material may be further formed on the wiring.
  • the wiring can be protected by corrosion or the like by a functional layer made of an insulating material.
  • a preferable form of the functional material is a semiconductor material, and a semiconductor layer can be formed as the functional layer.
  • the semiconductor material having fluidity is not particularly limited as long as a semiconductor layer can be formed by drying or heat treatment after dropping.
  • a gate electrode, a gate insulating film, a source electrode and a drain electrode are sequentially formed on the substrate, and the source electrode and the drain electrode are formed.
  • a step of dropping a fluid semiconductor material into a channel groove to form a semiconductor layer According to this, the semiconductor layer of the semiconductor element can be selectively formed by a simple method.
  • the form of the channel groove formed by the source electrode and the drain electrode for example, a form formed between the source electrode and the drain electrode, a laminated film of the source electrode and the photoresist, and the drain electrode And a form formed between the laminated film of the photoresist and the like.
  • the photoresist resists a liquid repellent resist (repellent repellent) with respect to the fluid functional material from the viewpoint of improving the dropping accuracy of the fluid functional material. (Liquid resist) is preferred.
  • a preferred form of the functional material is a light shielding material, and a light shielding layer can be formed as the functional layer.
  • the light-shielding material having fluidity is not particularly limited as long as it can form a light-shielding layer by performing drying or heat treatment after dropping.
  • a preferred embodiment of the method for manufacturing a semiconductor device of the present invention is that the source electrode and the drain electrode are sequentially formed on the substrate, and at least in the channel groove formed by the source electrode and the drain electrode.
  • An aspect including a step of forming a light shielding layer by dropping a light shielding material having fluidity, and a step of sequentially forming a semiconductor layer, a gate insulating layer, and a gate electrode on the light shielding layer, a source electrode and a drain electrode, and Sequentially forming a pair of lower semiconductor layers on a substrate; Forming a light shielding layer by dropping a light shielding material having fluidity in a channel groove formed by the lower semiconductor layer, the source electrode, and the drain electrode, and an upper semiconductor layer on the lower semiconductor layer and the light shielding layer. And a step of sequentially forming a layer, a gate insulating layer, and a gate electrode.
  • the light shielding layer of the semiconductor element can be selectively formed by a simple method.
  • the form of the channel groove formed using the source electrode and the drain electrode for example, a form formed between the source electrode and the drain electrode, a stacked film of the source electrode and the photoresist, Form formed between the drain electrode and the laminated film of the photoresist, formed between the laminated film of the source electrode and the source-side lower semiconductor layer, and the laminated film of the drain electrode and the drain-side lower semiconductor layer
  • Examples include a form formed between a stacked film of a form, a source electrode, a source-side lower semiconductor layer and a photoresist, and a stacked film of a drain electrode, a drain-side lower semiconductor layer, and a photoresist.
  • the photoresist is a resist having liquid repellency to the resist material having fluidity (liquid repellent) from the viewpoint of increasing the dropping accuracy of the functional material having fluidity.
  • Preferred to be a sex resist is a resist having liquid repellency to the resist material having fluidity (liquid repellent) from the viewpoint of increasing the dropping accuracy of the functional material having fluidity.
  • the functional material may be any one of an insulating material, a semiconductor material, and a light shielding material, and these materials may be mixed. Moreover, the insulating material may have two or more functions as in the case where the insulating material also serves as a light shielding material.
  • the method for producing a semiconductor device of the present invention preferably includes a step of bonding fluorine atoms and Z or a fluorine compound to the substrate surface before dropping the functional material having fluidity. That is, in the present invention, since the functional layer is formed by selectively dropping a functional material having fluidity, the surface treatment is performed on the substrate before dropping, so that at least the channel groove is formed on the substrate surface. It is preferable to adjust the lyophobic property with respect to the functional material having fluidity. As a result, it is possible to prevent the functional material having fluidity from being excessively spread on the surface of the substrate, and to effectively reduce the shape variation of the functional layer.
  • the manufacturing method of the semiconductor element of this invention includes the surface treatment process using plasma, before dripping the functional material which has fluidity
  • the surface treatment step is preferably performed in a plasma containing a fluorine-based gas.
  • the fluorine-based gas is not particularly limited as long as the gas is a compound containing a fluorine atom, and examples thereof include carbon tetrafluoride.
  • a method for adjusting the lyophobic property of the surface it is also possible to use a method in which a material having liquid repellency is applied and dispersed.
  • the method for producing a semiconductor element of the present invention preferably includes a dry etching step before dropping the functional material having fluidity.
  • a dry etching step before dropping the functional material having fluidity.
  • the functional material having fluidity is applied using a coating apparatus having a multi-nozzle type ejection head and a substrate stage.
  • a coating apparatus having a multi-nozzle type ejection head and a substrate stage.
  • the substrate stage is not particularly limited as long as the substrate can be mounted. It is preferable that the substrate can be held horizontally, and it is preferable that the substrate stage has a mechanism for moving and Z or rotating the substrate.
  • the coating device is preferably an inkjet device, but more preferably a piezo method or a bubble method (thermal method).
  • Inkjet devices are widely used especially for printers, and since they have accumulated technology, they can drop a small amount of several pi units, and they have fluidity for channel grooves of several / zm to several tens / zm units. It is suitable for selectively producing a functional layer by selectively dropping a functional material having
  • the functional material having the above fluidity has an ethylene glycol, diethylene glycol, triethylene glycol, polyethylene glycol, propylene glycol, dipropylene glycol having a boiling point of 180 ° C or higher at 1 atm. It is preferable to contain at least one ether, ester, diester and Z or ether ester selected from the group consisting of tripropylene glycols, polypropylene glycols, and butylene glycols, or hydrocarbons. Above all, at 1 atm mentioned above Examples of ethers, esters, diesters, ether esters or hydrocarbons having a boiling point of 180 ° C.
  • tetralin tetrahydronaphthalene
  • ethylene glycol ethylene glycol diacetate, ethylene glycol jetinoleate
  • Ethylene glycol monobutyl etherate ethylene glycol monoacetate, ethylene glycol monoethyl etherate acetate, ethylene glycol monobutinoate etherate, ethylene glycol monohexyl ether, 1, 3 —Otatiendalicol, glyceryl triacetate, diethylene glycol, diethylene glycol ethyl methyl ether, polyethylene glycol chlorohydrin, diethylene glycol jetino ether, diethylene glycol -Resin chinoleatenore, diethyleneglycolenomonochinenoatenoate, diethyleneglycolenomonochinenoatenoateate, diethyleneglycolenomonobutinorecatenoate , Diethylene glycol monomethenoate ether, dipropylene glycol, dipropylene
  • the inkjet head is preferably moved in the left-right direction.
  • the viscosity of the functional material having fluidity is preferably 5 cP or more and 30 cP or less. Yes. If it is in this viscosity range, it is suitable for application
  • the amount of dripping per discharge depends on the shape and size of the channel groove, but for example, when manufacturing TFTs in a TFT array substrate used for a display device, 0.5 pl or more, It is preferable that it is below lOpl.
  • the present invention is also a circuit board manufacturing method in which a semiconductor element is formed on a substrate using the semiconductor element manufacturing method of the present invention.
  • the semiconductor element include a thin film transistor (TFT) and a thin film diode.
  • the circuit board is not particularly limited as long as it has a circuit including a semiconductor element on the substrate, and examples thereof include a TFT array substrate. According to the circuit board manufacturing method of the present invention, it is possible to reduce the number of times of photolithography by one, and it is possible to reduce the environmental load, material cost, and capital investment cost in circuit board manufacturing.
  • the circuit board constitutes a display device or an imaging device, and a semiconductor element in the display region or the imaging region and the non-display region or the non-imaging region is a gate. It is arranged on a group of parallel lines extending in the extending direction of the wiring and the Z or source wiring, and the functional layer forming step is performed in the display area or the imaging area and the non-display area or the non-imaging area. It is preferable to apply the functional material having fluidity by continuously moving the discharge head or the substrate stage in the stretching direction.
  • the functional material is dropped by scanning the ejection head in the extending direction of the gate wiring and Z or the source wiring, thereby constituting the circuit board constituting the display device.
  • the semiconductor element in the display region and the semiconductor element in the non-display region can be manufactured together.
  • the semiconductor element in the imaging region and the semiconductor in the non-imaging region Since the devices can be manufactured in a lump, the processing time can be shortened in addition to the reduction of environmental burden, material cost, and capital investment cost in circuit board manufacturing.
  • the display area or imaging area is usually located at the center of the circuit board, for example, a switch for applying a voltage to the pixel electrode.
  • a TFT for ching is arranged for each pixel.
  • the non-display area or the non-imaging area is usually located in the peripheral portion (frame portion) of the circuit board.
  • TFTs provided in the display area thin film diodes for preventing electrostatic breakdown of wiring, and driving circuits TFT for driver is arranged.
  • the circuit board has a configuration in which semiconductor elements in a display region or an imaging region and a non-display region or a non-imaging region are arranged on a common parallel line group extending in the extending direction of the gate wiring and the Z or source wiring.
  • a semiconductor element may be arranged on another parallel line group extending in the extending direction of the gate wiring and the Z or source wiring.
  • semiconductor elements may be arranged on the circuit board.
  • the discharge head is continuously moved in the extending direction of the gate wiring.
  • Many gate wirings and source wirings are arranged in a direction orthogonal to a circuit board such as a TFT array substrate.
  • the spacing between adjacent gate wirings is equal to the spacing between adjacent source wirings (source wiring pitch). In many cases. For this reason, by sequentially applying functional materials in the extending direction of the gate wiring, it is possible to reduce the number of nozzle mechanisms provided in the discharge head. This leads to a decrease.
  • the present invention is also a semiconductor device manufactured using the method for manufacturing a semiconductor device of the present invention. According to the semiconductor device of the present invention, it is possible to manufacture by reducing the number of times of photolithography, and it is possible to reduce the environmental load, material cost, and capital investment cost in manufacturing the semiconductor device.
  • the present invention is also a semiconductor element having a channel, and the semiconductor element includes a semiconductor element having a functional layer having a curved shape at an end portion located between a source electrode and a drain electrode (hereinafter referred to as a semiconductor element) Also referred to as a first semiconductor element).
  • the first semiconductor element of the present invention has characteristics when the functional layer of the channel portion is formed of a fluid material, and can be manufactured by the method for manufacturing a semiconductor element of the present invention.
  • a functional layer is formed in a channel portion by using a source electrode and a drain electrode for a bank and dropping a functional material having fluidity between the source electrode and the drain electrode.
  • the functional material dropped between the source electrode and the drain electrode has a curved shape due to its surface tension. Therefore, when the functional layer is formed in the channel portion using such a functional material, the end of the functional layer located between the source electrode and the drain electrode has a curved shape in the obtained semiconductor element. become. Examples of the curved shape of the end portion of the functional layer include an oval shape protruding in the end direction, an oval shape protruding in the direction opposite to the end portion, and the like.
  • the first semiconductor element of the present invention is therefore
  • the device structure can be formed by reducing the number of times of photolithography, and the environmental load, material cost, and capital investment cost in the manufacture of semiconductor devices can be reduced.
  • the present invention is also a semiconductor device having a channel, wherein the source electrode and the Z or drain electrode have a notch at the end on the channel side (hereinafter also referred to as a second semiconductor device). Also).
  • the second semiconductor element of the present invention has a structure that is advantageous when the functional layer of the channel portion is also formed with a fluid material force. That is, by having a notch at the end on the channel side of the source electrode and the Z or drain electrode force channel (facing the channel), it is possible to provide a liquid reservoir in the channel groove and increase its volume. As a result, the fluid material dropped into the channel groove can be easily retained in the groove, and the functional film can be formed with high accuracy.
  • Such a second semiconductor element of the present invention is preferably manufactured by the method for manufacturing a semiconductor element of the present invention.
  • the notch is not particularly limited as long as the channel groove or the resist groove can be enlarged.
  • the shape of the notch is not particularly limited, and examples thereof include a triangular shape, a quadrangular shape, and a semicircular shape.
  • the number of notches is not particularly limited, and may be one or plural for one semiconductor element.
  • the present invention is also a semiconductor element having a channel, and the semiconductor element is also a semiconductor element having a dummy channel in the vicinity of the channel (hereinafter also referred to as a third semiconductor element).
  • the third semiconductor element of the present invention has a structure advantageous when the functional layer of the channel portion is also formed with a fluid material force. That is, when the semiconductor element has a dummy channel in the vicinity of the channel, a liquid reservoir can be provided in the vicinity of the channel groove. As a result, the fluid material dripped into the channel groove can be easily retained in the groove by holding it in the liquid reservoir, and the functional film can be accurately formed.
  • Such a third semiconductor element of the present invention is preferably manufactured by the method for manufacturing a semiconductor element of the present invention.
  • the dummy channel is not particularly limited as long as it is a region provided on the semiconductor layer by a cutout portion of the source electrode and the Z or drain electrode and can function as a liquid reservoir. From the viewpoint of more effectively functioning as a liquid reservoir, it is more preferable that the channel is provided at a position within 20 ⁇ m from the channel force.
  • the shape of the dummy channel is not particularly limited.
  • the number of dummy channels is not particularly limited, and may be one or more than one semiconductor element.
  • the present invention is also a semiconductor element having a channel, and the semiconductor element is also a semiconductor element having a dummy electrode between a source electrode and a drain electrode (hereinafter also referred to as a fourth semiconductor element). is there.
  • the fourth semiconductor element of the present invention has a structure that is advantageous when the functional layer of the channel portion is formed from a fluid material. In other words, if the channel width of the channel groove is too large relative to the size of the droplet at the time of landing of the fluid material that drops into the groove, the gap between the source electrode and the drain electrode is reduced.
  • the channel groove can be divided into a plurality of parts, and the fluid material dropped into the groove can be divided and held. As a result, the fluid material dropped into the groove can be easily retained in the groove, and the functional film can be formed with high accuracy.
  • Such a fourth semiconductor element of the present invention is preferably manufactured by the method for manufacturing a semiconductor element of the present invention.
  • the dummy electrode is effective in controlling the shape of a droplet dropped between the source electrode and the drain electrode, and is a structure provided independently of the other electrodes. Although there is no particular limitation as long as it is used, it is more preferable that it is provided at a position within 20 ⁇ m from the source electrode and the drain electrode from the viewpoint of more effective use for liquid storage.
  • the material of the dummy electrode is not particularly limited, but is preferably the same material as the source electrode and the drain electrode. In this case, it can be manufactured in the same process as the formation of the source electrode and the drain electrode.
  • the shape of the dummy electrode is not particularly limited.
  • the number of dummy electrodes is not particularly limited, and may be one or more per semiconductor element.
  • Preferred forms of the second to fourth semiconductor elements of the present invention include, for example, a mode in which the channel has a protruding portion on the source electrode side and the Z or drain electrode side, and a channel on the outer side.
  • the source electrode and the Z or drain electrode force have a comb tooth portion (notch portion) of 2 or more, and a dummy channel is formed between the comb tooth portions, the source electrode and the Z or drain electrode are notched.
  • a dummy channel is formed between dummy electrodes.
  • a shape in which the line width of the notch is equal to the channel length of the semiconductor element (TFT) is preferably used.
  • the present invention is also a semiconductor element having a channel, wherein the channel of the semiconductor element is a semiconductor element bent to 2 or more (hereinafter also referred to as a fifth semiconductor element).
  • the fifth semiconductor element of the present invention has a structure that is advantageous when the functional layer of the channel portion is formed into a fluid material force. That is, even if the length of the entire channel is the same, the channel of the semiconductor element is bent to 2 or more, so that the entire channel can be put in a smaller circle, so that the functional layer can be easily formed. .
  • Such a fifth semiconductor element of the present invention is preferably manufactured by the method for manufacturing a semiconductor element of the present invention.
  • the bent part of the channel may be a right angle or a curved shape.
  • a form in which the channel has a U-shape for example, a form in which the channel has a U-shape, a form having a U-shape, a form having a Z-shape, and the like can be mentioned.
  • a channel has U shape or U shape.
  • the present invention is also a semiconductor element having a channel, wherein the source electrode and the drain electrode have a corner on both sides of the end of the channel (hereinafter also referred to as a sixth semiconductor element). But there is.
  • the sixth semiconductor element of the present invention has a structure that is advantageous when the functional layer of the channel portion is formed from a fluid material. Channel groove Edge force When formed in a portion where the corner of the source electrode and the corner of the drain electrode face each other, the material having fluidity is channeled along the bank portions located on both sides of the channel groove. It is possible to suppress spreading out of the groove. As a result, the fluid material dropped into the channel groove can be easily retained in the groove, and the functional film can be formed with high accuracy.
  • the functional film can be formed with high accuracy by the method for manufacturing a semiconductor element of the present invention.
  • the sixth semiconductor element of the present invention is preferably manufactured by the method for manufacturing a semiconductor element of the present invention.
  • the outline shape of the corners of the source electrode and the drain electrode may be formed by curves, but is formed by two straight lines. It is more preferable that The angle of the corners of the source electrode and the drain electrode is preferably 135 ° or less, more preferably 90 ° or less, and even more preferably 90 °.
  • the source electrode and the drain electrode preferably have corner portions on both sides of the end portion of the dummy channel.
  • the semiconductor element of the present invention may be any element as long as it has any of the first to sixth semiconductor elements, and may be a combination of these! /.
  • the dimension of the channel groove is determined so as to have a predetermined performance mainly in the form of use as a product, but is determined in consideration of the amount of droplets of the functional material to be applied and other manufacturing conditions to be set.
  • the channel groove dimensions are 5 ⁇ m or more and 100 ⁇ m or less in length, 1 ⁇ m or more and 10 m or less in width, and depth. Is preferably 0.01 ⁇ m or more and 10 ⁇ m or less.
  • the length of the channel groove means the length in the extending direction of the channel groove, and the width of the channel groove corresponds to the distance between the source electrode and the drain electrode.
  • the number of channel grooves may be one per semiconductor element or plural.
  • a material having fluidity from the inside of the channel groove If there is a risk of overflowing, it is preferable to take measures to define the direction of overflowing. Specific examples include a method of controlling the electrode shape of the source electrode and the drain electrode, the dropping conditions of the fluid material, and the like. For example, in the case of a TFT in a TFT array substrate used in a liquid crystal display device, if the capacitance (Cg-d) between the gate electrode Z and the drain electrode varies, the capacitance (Cg-s) between the gate electrode Z and the source electrode varies. This will have a greater effect on the display quality than when it occurs. Therefore, it is more preferable that the material having fluidity easily overflows to the source electrode side.
  • the semiconductor element of the present invention is preferably a thin film transistor (TFT) or a thin film diode (TFD).
  • TFT thin film transistor
  • TFD thin film diode
  • the TFD is usually formed by electrically connecting a gate electrode and a source electrode, or a gate electrode and a drain electrode.
  • the present invention also provides a semiconductor element manufactured using the method for manufacturing a semiconductor element of the present invention, or a circuit board having the first to sixth semiconductor elements of the present invention (hereinafter referred to as the first circuit board). It is also called).
  • a first circuit board of the present invention can reduce the environmental load, the material cost and the capital investment cost in the manufacturing process.
  • the present invention is also a circuit board having a gate wiring, a source wiring, and a semiconductor element on a substrate, and the circuit board constitutes a display device or an imaging device, and the display region or the imaging region Including a configuration in which the semiconductor element is arranged on a group of parallel lines extending in the extending direction of the gate wiring and the Z or source wiring, and the semiconductor element in the non-display area or the non-imaging area is arranged on the parallel line group. It is also a circuit board (hereinafter also referred to as a second circuit board) including the above-described configuration.
  • the functional material is dropped by scanning the ejection head in the extending direction of the gate wiring and Z or the source wiring by using the semiconductor element manufacturing method of the present invention. Therefore, in the manufacture of the circuit board constituting the display device, the semiconductor elements in the display region and the semiconductor element in the non-display region can be manufactured at once. Since semiconductor elements and non-imaging area semiconductor elements can be manufactured together, the processing time can be shortened in addition to reducing the environmental burden, material costs, and capital investment costs in circuit board manufacturing. is there.
  • the circuit board has a common parallel extension extending in the extending direction of the gate wiring and Z or source wiring in the display area or imaging area and non-display area or non-imaging area.
  • the semiconductor device may have a configuration in which the semiconductor element is arranged on another group of parallel lines extending in the extending direction of the gate wiring and the z or source wiring.
  • semiconductor elements may be arranged on the circuit board.
  • a preferable form of the circuit board includes, for example, an active matrix substrate in which semiconductor elements as active elements are arranged in a matrix in a display area or an imaging area.
  • the present invention is also a circuit board having a gate wiring, a source wiring, and a semiconductor element on a substrate, and the circuit board constitutes a display device or an imaging device.
  • the semiconductor element includes a configuration in which the semiconductor element is arranged on a parallel line group (also referred to as a first parallel line group) extending in the extending direction of the gate wiring and the Z or source wiring, and the non-display area or the non-imaging area
  • a circuit board (hereinafter referred to as a third circuit) including a configuration in which a semiconductor element is arranged on a straight line group (also referred to as a second parallel line group) determined by a distance of an integer of the interval between the parallel line groups. Also called a substrate).
  • the discharge head is formed of the gate wiring and the Z or source wiring by using the semiconductor element manufacturing method of the present invention.
  • semiconductor elements in the display area and semiconductor elements in the non-display area can be manufactured together in the manufacture of the circuit board constituting the display device.
  • the semiconductor elements in the imaging region and the semiconductor elements in the non-imaging region can be manufactured together.
  • processing time can be shortened.
  • semiconductor elements may be arranged on the circuit board.
  • a preferable form of the circuit board includes, for example, an active matrix substrate in which semiconductor elements as active elements are arranged in a matrix in a display area or an imaging area.
  • the second and third circuit boards of the present invention preferably include a configuration in which the semiconductor elements in the display region or the imaging region are arranged on a group of parallel lines extending in the extending direction of the gate wiring.
  • the functional material can be dropped by scanning the ejection head in the extending direction of the gate wiring.
  • a large number of gate wirings and source wirings are arranged in a direction orthogonal to a circuit board such as a TFT array substrate.
  • the spacing between adjacent gate wirings is the spacing between adjacent source wirings (source wiring). In many cases, it is wider than the wiring pitch. For this reason, by sequentially applying functional materials in the gate wiring direction, the number of nozzle mechanisms provided in the ejection head can be reduced, which makes it easier to produce the ejection head and reduce equipment costs. Connected.
  • a plurality of semiconductor elements arranged in the display region or imaging region are arranged at each intersection of the gate wiring and the source wiring, and are arranged at the intersection.
  • the plurality of semiconductor elements preferably include a configuration in which the plurality of semiconductor elements are arranged on one parallel line group extending in the extending direction of the gate wiring or the source wiring.
  • the semiconductor element arranged in the display area or the imaging area is preferably a thin film transistor.
  • the thin film transistor is suitable for manufacturing using the method for manufacturing a semiconductor element of the present invention.
  • it is possible to obtain excellent display quality or imaging quality by switching the voltage applied to the electrodes provided in the display area or imaging area using a thin film transistor.
  • the semiconductor element disposed in the non-display area or non-imaging area is preferably a thin film diode.
  • the thin film diode is suitable for manufacturing using the method for manufacturing a semiconductor device of the present invention.
  • electrostatic breakdown in a switching element such as a thin film transistor provided in the display area can be prevented, and an excellent display quality or imaging quality can be obtained. .
  • the present invention is also a circuit board manufactured using the circuit board manufacturing method of the present invention, or an electronic device comprising the circuit board of the present invention.
  • Such an electronic device of the present invention can reduce the environmental load, material cost, and capital investment cost in the manufacturing process.
  • an imaging device, a display device, an image input device, and the like are preferable as the electronic device of the present invention.
  • the imaging device include a flat panel X-ray image sensor device.
  • the flat panel X-ray image sensor device has, for example, a structure in which an TFT array substrate is provided with an X-ray light receiving layer and a signal readout circuit, and is used for medical applications, fluoroscopic inspection applications, and the like. is there.
  • a liquid crystal display device, an organic electroluminescence display device, or the like is suitable.
  • a functional layer can be selectively and accurately formed by dropping a functional material having fluidity into a channel groove.
  • the number of times of photolithography necessary for forming the substrate can be reduced, and the method is suitably used for manufacturing a semiconductor element formed on a circuit board or the like.
  • Embodiment 1 a method of manufacturing an inverted staggered amorphous silicon TFT (thin film transistor) according to Embodiment 1 will be described with reference to FIGS.
  • the characteristic of this embodiment is the protective film formation process. After obtaining the source electrode and drain electrode, the source Z drain pattern is used to protect the TFT gap and wiring parts from corrosion. Only by using an inkjet device, a droplet of insulating material is selectively landed to form a TFT protective film.
  • FIG. 1 (a) is a schematic plan view showing the structure of a TFT fabricated using the manufacturing method of the present embodiment and its vicinity, and (b) is an AA line in (a).
  • FIG. 1 (a) is a schematic plan view showing the structure of a TFT fabricated using the manufacturing method of the present embodiment and its vicinity, and (b) is an AA line in (a).
  • the TFT 7 manufactured in this example has a bottom gate structure, and a gate electrode 10 branched from a gate wiring 9 on a glass substrate (insulating substrate) 8.
  • the drain connection wiring 16 is formed for the purpose of, for example, connecting a pixel electrode (not shown) and the drain electrode 17 in a display application.
  • a portion of the amorphous silicon layer 12 positioned between the source electrode 15 and the drain electrode 17 is the TFT channel portion 18, and a protective film (functional film) 35 is formed.
  • the ink jet apparatus includes a mounting table (substrate stage) 20 on which a substrate 19 (corresponding to the glass substrate 8 in FIG. 1) is mounted.
  • An inkjet head 21 as a droplet ejection means for ejecting or dropping a fluid material as droplets, an X-direction drive unit 22 for moving the inkjet head 21 in the X direction, and a Y-direction drive unit 23 for moving in the Y direction.
  • the ink jet apparatus includes an ink supply system 24 that supplies a fluid material to the ink jet head 21, ejection control of the ink jet head 21, and drive control of the X direction driving unit 22 and the vertical direction driving unit 23. And a control unit 25 for performing various controls. From the control unit 25, ejection position information is output to the X direction driving unit 22 and the Y direction driving unit 23, and ejection information is output to a head driver (not shown) of the inkjet head 21. As a result, the inkjet head 21 operates in conjunction with the X-direction drive unit 22 and the Y-direction drive unit 23, and a target amount of droplets is dropped at a target position on the substrate 19.
  • the inkjet head 21 a piezo type using a piezoelectric actuator, a bubble type having a heater in the head, or the like can be used. Control of the droplet discharge amount from the inkjet head 21 is performed by controlling applied voltage or the like.
  • the droplet discharge method of the pattern forming apparatus used in the present invention is not limited to the ink jet method, and may be any method that can discharge or drop a fluid material as droplets.
  • the gate electrode Z wiring forming step, the gate insulating film Z lower layer semiconductor film Z, the upper layer semiconductor film forming step, the lower layer and upper layer semiconductor film patterning step, and the source z drain electrode After the z wiring formation process and the channel etching process are sequentially performed, the protective film formation process is performed.
  • a titanium (Ti) film having a thickness of 0.2 m was formed on the glass substrate 8 by sputtering at a film forming temperature of 100 ° C. to obtain a gate metal film made of titanium.
  • a resist pattern film is formed on the gate metal film using a resist material, and patterning is performed using the resist pattern film as a mask, that is, gate wiring 9 by photolithography.
  • a dry etching method was used as the gate metal film etching method at this time.
  • Etching gases include chlorine (C1) gas and three
  • a salty boron (BC1) gas or the like was used in combination. Subsequently, using organic solvent, etc.
  • the photoresist film was peeled off.
  • the metal constituting the gate metal film is not particularly limited.
  • aluminum (A1), copper (Cu), chromium (Cr), tantalum (Ta), molybdenum (Mo), indium Metals or metal compounds such as mu tin oxide (ITO), titanium and molybdenum (Mo) can be used.
  • the gate metal film may be formed as a single layer or may have a stacked structure.
  • a method for forming the gate metal film is not particularly limited, and a vapor deposition method or the like can be used in addition to the sputtering method.
  • the thickness of the gate metal film is not particularly limited. Further, the etching method of the gate metal film is not particularly limited, and a wet etching method or the like can be used.
  • a gate insulating film 11, an amorphous silicon film (lower semiconductor film), and an n + type amorphous silicon film (upper semiconductor film) are formed on the glass substrate 8 that has undergone the gate electrode / wiring forming process.
  • the gate insulating film 11 is made of silicon nitride (SiN). These films were continuously formed in the same vacuum chamber by a plasma chemical vapor deposition (CVD) method at a film forming temperature of 300 ° C. The thickness of each film was set to 0.4 / zm (gate insulating film 11), 0.2 / zm (amorphous silicon film) and 0.1 / ⁇ ⁇ ( ⁇ + type amorphous silicon film), respectively.
  • the film forming method and film thickness of each film are not particularly limited.
  • an amorphous silicon film and an ⁇ + type amorphous silicon film were formed into islands (island shapes) by performing a dry etching process using photolithography.
  • a dry etching process using photolithography.
  • a source metal film was obtained by depositing titanium (Ti) with a film thickness of 0.2 m by the same film formation method as that for the gate metal film.
  • the source metal film is later subjected to patterning to become the source electrode 15 and the drain electrode 17.
  • the source metal film is not particularly limited to the form of this embodiment as well as the gate metal film.
  • a resist pattern film was obtained on the source metal film using a photosensitive resist material.
  • the film thickness of the resist pattern film was 2.
  • the source metal film and the n + type amorphous silicon film were successively etched to obtain the source electrode 15, the drain electrode 17, and the n + type amorphous silicon layer 13. Thereafter, the resist pattern film was peeled and removed.
  • the gap L between the source electrode 15 and the drain electrode 17 is set to the size of the gap formed between the source electrode 15 and the drain electrode 17 (also referred to as a TFT gap portion or a channel groove).
  • L 3 m
  • a dry etching method is used as an etching method for the source metal film and the n + type amorphous silicon film, and a chlorine (C1) gas is used as an etching gas.
  • the method is not particularly limited, and a wet etching method or the like may be used.
  • a wet etching method or the like may be used.
  • an over-etching process may be performed to etch a part on the upper layer side of the amorphous silicon film, but this is not shown in FIG. 1 (b).
  • the surface of the source electrode 15, the drain electrode 17, the gate insulating film 11, the amorphous silicon layer 12, and the like is lyophilic and lyophobic for the protective material used in the next step.
  • the process which provides sex was performed.
  • the lyophobic property refers to the property of getting wet or repelling when the liquid comes into contact with the solid surface.
  • four foot Surface treatment was performed by a plasma treatment method using carbon fluoride (CF 3) gas.
  • the contact angle of the end face of the n + type amorphous silicon layer 13 exposed on the TFT gap side is about 20 to 80 ° from the measurement result of the film surface of the same material processed under the same conditions as in this example. Presumed.
  • the surface treatment method used in the present invention is not particularly limited to the method of this example, and any method may be used as long as the lyophobic property can be adjusted.
  • the value of the contact angle is also just an example, and is not particularly limited in the present invention.
  • the space between the opposing source electrode 15 and drain electrode 17 and the removed portion of the n + -type amorphous silicon layer 13 are used as channel grooves.
  • FIG. 3 (a) is a schematic plan view showing a state at the moment when a droplet has landed on the TFT gap portion 31, and
  • FIG. 3 (b) is a schematic cross-sectional view taken along line FF in FIG. 3 (a).
  • SOG material a solution in which a metal alkoxide is dissolved in a diethylene glycol monobutyl ether solvent can be used.
  • SiO 2 silicate glass
  • a liquid material droplet may be selectively discharged or dropped onto the substrate surface.
  • the volume of the droplets 32 discharged at this time was 1 to 2 pl.
  • the planar shape of the droplet 32 seems to be nearly circular at the moment of landing. However, this planar shape is affected by the shape of the droplet during the flight after the droplet 32 is ejected from the inkjet head 21 of the inkjet device, and it is therefore fully conceivable that the shape is other than this. As shown in FIG. 3 (b), after the droplets 32 land, the droplets 32 are applied to the surfaces and end surfaces of the source electrode 15 and the drain electrode 17, the end surface of the n + type amorphous silicon layer 13, and the surface of the amorphous silicon layer 12. Touch.
  • an ink jet apparatus is used as the pattern forming apparatus.
  • the present invention is not particularly limited.
  • the number of droplets discharged to each TFT gap portion 31 is not necessarily one, and two or more droplets may be discharged.
  • the volume of the droplet is merely an example, and is not particularly limited in the present invention. However, the volume of the droplet needs to be set appropriately according to the size of the target pattern.
  • Fig. 4 (a) is a schematic plan view showing a state in which the droplet 32 shown in Fig. 3 (a) has landed and deformed due to its fluidity, and (b) shows ( It is a schematic sectional drawing in the GG line of a).
  • the droplet 32 changed into a shape like the droplet 33 shown in FIG. 4 after landing.
  • the TFT gap portion 31 is widened to fill, and the TFT gap portion 31 has a shape having an interface near both ends 34.
  • the shape of the droplet 33 is given by the bank pattern shape (bank pattern) that also includes the edge force of the source electrode 15, the drain electrode 17 and the n + type amorphous silicon layer 13, and the surface treatment in the previous step. It is controlled and realized by the lyophobic property.
  • the droplet 32 immediately after landing has a contact angle of 90 ° or less at the contact portion of the source electrode 15, the drain electrode 17, the amorphous silicon layer 12, and the like. So they try to get wet on those surfaces.
  • the direction of wetting and spreading at this time is controlled by the step formed by the stacked structure of the source electrode 15 and the drain electrode 17 constituting both sides of the TFT gap portion 31 and the n + type amorphous silicon layer 13.
  • the bank This bank limits the direction of wetting and spreading of the droplet, and the droplet spreads in the TFT gap 31.
  • the source electrode 15 and the drain Since the contact angular force on the electrode 17 is higher than that on the gate insulating film 11, the droplet preferentially enters the TFT gap 31.
  • the liquid droplet extends and spreads in the TFT gap portion 31! /, But when the surface tension of the liquid droplet and the force to spread the liquid are balanced, Stops moving. Here, the droplet tends to stay in the TFT gap portion 31 and in the vicinity thereof as much as possible due to the capillary phenomenon and the surface tension of the droplet.
  • the amount, viscosity and the like of the droplet it was possible to obtain the droplet 33 that spreads to the vicinity of both ends 34 of the TFT gap portion 31.
  • the shape of the droplet can be controlled by using the bank pattern including the.
  • the shape of the droplet 33 in this embodiment is merely an example, and is not particularly limited in the present invention.
  • FIG. 5-1 (a) is a schematic plan view showing a state in which the protective film 35 is formed in the TFT gap portion 31, and (b) is a schematic cross section taken along the line H—H in (a).
  • FIG. 5-1 (a) is a schematic plan view showing a state in which the protective film 35 is formed in the TFT gap portion 31, and (b) is a schematic cross section taken along the line H—H in (a).
  • the protective film 35 was formed by heat-treating the substrate at 300 ° C. to volatilize the organic solvent contained in the droplet 33 and to hydrolyze and polymerize the metal alkoxide. Due to the volume contraction at this time, the inside of the droplet 33 temporarily becomes a negative pressure, a part of the droplet 33 protruding from both ends 34 of the TFT gap 31 is absorbed, and the protective film 35 is formed as shown in FIG. It was formed by slightly changing the shape from the shape of the droplet 33 in (a). By this action, the shape of the protective film 35 in the TFT gap 31 can easily be made constant as shown in Fig. 5-1, by absorbing variations in conditions such as the contact angle.
  • the evaporation of the organic solvent and the hydrolysis / polymerization of the metal alkoxide in the droplet 33 were performed by heating the substrate at 300 ° C. for 30 minutes.
  • the method for volatilization of the organic solvent and hydrolysis of the metal alkoxide is not particularly limited. In the present invention, the method for heating the substrate is not particularly limited.
  • an insulating material is deposited only on the TFT gap portion 31 using an inkjet device.
  • CV for forming the protective film 35 is formed.
  • the D process and the photoetching process for patterning are not required, and the number of photolithography can be reduced by one.
  • the amount of chemicals used in photolithography such as resist materials, developing solutions, resist stripping solutions, etc., could be reduced.
  • a fluid material such as an insulating material is also used in the ink jet method, but since the material is selectively ejected, the amount used is overwhelmingly small. Therefore, with regard to TFT manufacturing, material costs can be reduced, and the impact on the surrounding environment (environmental impact) associated with the use of chemicals can be reduced!
  • the source electrode Z wiring and the drain electrode Z wiring do not require etching resistance during etching of the protective film, so that the choice of materials that can be used increases. For example, single layer structure, poor etching resistance, and ink wiring can be used.
  • the advantages of forming the protective film 35 by coating are as follows: (1) Amorphous silicon which needs to protect moisture, impurities, etc. by using the step of the source Z drain. The point that the channel region of the layer 12 can be efficiently and completely covered, and (2) the use of the above step makes the spread of the protective film material uniform (if the spread is uneven, the transmittance, (3) By using the above difference and surface contact angle, it is possible to form a thick film only on the required TFT gap 31. (4) Utilization efficiency of materials can be improved by selectively forming a film using an inkjet apparatus.
  • the source metal is a three-layer structure of MoZAlZMo, it is difficult to make a forward taper shape.
  • the source metal has a reverse taper shape. Even in some cases, it can be protected without interruption.
  • a material having a light shielding property may be used as the protective film material.
  • the pattern of the semiconductor film is not limited to the form shown in FIG. 5-1, but is the form shown in FIG. May be.
  • the semiconductor pattern is completely covered with the protective film 35 (SOG material) by forming the semiconductor film pattern smaller than the source Z drain pattern. As a result, the end face of the semiconductor film is not exposed, so that the protection can be improved.
  • means for improving the dropping accuracy with respect to the TFT gap portion 31 include means such as control of the surface contact angle and device of the source Z drain pattern.
  • a bank is provided on a substrate when using the ink jet method.
  • a bank pattern is formed so as to surround the wiring formation region, and the upper part of the bank pattern is made non-lyophilic.
  • a technique is disclosed in which the wiring formation region is made lyophilic and the landing accuracy required for the ink jet apparatus is eased.
  • this technique only drops droplets of ink material or the like in the area surrounded by the bank.
  • the bank pattern of the first embodiment has open portions at both ends 34 of the TFT gap portion 31 as described above. That is, the bank pattern used in Example 1 does not have banks at both ends 34 of the force TFT channel portion 31 having banks at positions where the source electrode 15 and the drain electrode 17 are located.
  • a bank pattern having an open portion when a bank pattern having an open portion is used, a pair of electrodes are provided on the same plane as the source electrode 15 and the drain electrode 17 of the TFT 7, and a droplet is dropped at a position corresponding to the gap portion.
  • the thin film element such as a TFT can be manufactured with a smaller number of steps than the conventional manufacturing method.
  • the bank pattern in the prior art is purposely produced using photolithography for the purpose of forming wiring and the like, and does not lead to a reduction in the number of times of photolithography.
  • the source electrode 15, the drain electrode 17 and the n + type amorphous silicon film 13 on both sides of the TFT gap portion 31 manufactured in the original manufacturing process are stacked. Since the step formed by the structure is used as the bank pattern, it is possible to reduce the landing accuracy required for the ink jet apparatus without increasing the number of times of photolithography.
  • Example 1 the force for obtaining the protective film 35 as shown in FIGS. 5-1 (a) and (b) In the present invention, the shape of the protective film 35 is not particularly limited. .
  • Example 1 the surface treatment is performed by a plasma treatment method using carbon tetrafluoride (CF 3) gas.
  • CF 3 carbon tetrafluoride
  • a method of forming a desired lyophobic film (lyophobic film) on the surface may be used.
  • the lyophobic film may be a thin film in which molecules are arranged three-dimensionally or may be a monomolecular film.
  • Materials for forming the lyophobic film include silane materials such as alkyl silane, fluorinated alkyl silane, acrylic resin, novolac resin, silicone resin, and fluorine resin, and alcohol and fluorine-based solvents.
  • a fluid material composed of an organic solvent such as water or the like can be used.
  • examples of the method for forming the lyophobic film include a spray method, a vapor deposition method, a CVD method, a sputtering method, a spin coating method, a dipping method, an ink jet method, and the like, and may be combined with the plasma treatment method.
  • the lyophobic film may be left in the structure of TFT.
  • FIG. 6A the lyophobic film 76 is left in the TFT gap portion 31.
  • FIG. 6B is a schematic cross-sectional view taken along the line O—O in FIG.
  • the gate electrode Z wiring forming process, the gate insulating film Z lower semiconductor film Z upper semiconductor film forming process, the source Z drain electrode Z wiring forming process, the channel etching process (upper semiconductor film pattern) are sequentially performed, followed by a protective film forming process, followed by a lower semiconductor film patterning process. That is, in this embodiment, as shown in the manufacturing process flow in FIG. 7, the lower semiconductor film patterning process is performed after the protective film 35 is formed, and is formed using the SOG material applied and formed in the TFT gap portion. The same process as in Example 1 can be performed except that the lower amorphous silicon film 27 is removed by etching using the protective film 35 and the source Z drain pattern as a mask.
  • a TFT having the planar pattern shown in FIG. 8 can be manufactured.
  • 7A is a schematic cross-sectional view showing the TFT after the channel etching process of Example 2 and the configuration in the vicinity thereof
  • FIG. 7B is a schematic view of the TFT after the protective film forming process of Example 2.
  • FIG. 4C is a schematic cross-sectional view showing the configuration in the vicinity thereof
  • FIG. 5C is a schematic cross-sectional view showing the configuration of the TFT after the semiconductor film patterning step of Example 2 and the configuration in the vicinity thereof.
  • FIG. 8 is a schematic plan view showing the configuration of the TFT and its vicinity after the semiconductor film patterning process of the second embodiment.
  • the same effects as those of the first embodiment can be obtained, and the photoresist forming process for patterning the amorphous silicon film 27 can be reduced.
  • the semiconductor layer forming process is performed. That is, in this embodiment, as shown in the manufacturing process flow in FIG. 9, a coating-type semiconductor material is applied and formed in the TFT gap portion by an inkjet apparatus. This eliminates the need for semiconductor layer deposition by a CVD apparatus. According to the present embodiment, a TFT having the planar pattern shown in FIG. 10 can be manufactured.
  • FIG. 9A is a schematic cross-sectional view showing the structure of the TFT after the source Z drain electrode Z wiring formation step and its vicinity in Example 3
  • FIG. 9B is a schematic cross-sectional view of the semiconductor layer of Example 3. It is a schematic sectional drawing which shows the structure of TFT after the formation process, and its vicinity.
  • FIG. 10 is a schematic plan view showing the configuration of the TFT and its vicinity after the semiconductor layer forming step of the third embodiment.
  • Examples of the solid content of the semiconductor material include tin oxide, indium oxide, titanium oxide, strontium titanate, zinc oxide, gallium nitride, and copper indium oxide. Furthermore, on the semiconductor layer 36 made of a semiconductor material, a film such as an SOG material may be laminated as a protective film.
  • the advantages of forming the semiconductor layer 36 by coating are as follows: (1) By using the step between the source Z and the drain, the TFT gap (channel groove) is made into a silicon (Si) layer. (2) By using the above step, the spread of the semiconductor layer material becomes uniform (because the area of the semiconductor layer becomes nonuniform when spread unevenly, Capacitance and IV characteristics may change between adjacent picture elements and display quality may deteriorate.) (3) By using the above step and surface contact angle, a thick film is formed only in the necessary TFT gap. The point which can be mentioned.
  • a TFT with a positive stagger structure was manufactured. Specifically, after the electrode Z wiring formation process of the source Z drain and the lower semiconductor layer formation process are sequentially performed, the light shielding layer formation process is performed, followed by the upper semiconductor layer formation process and the gate insulation process. A film forming process and a gate electrode Z wiring forming process are sequentially performed. That is, in this embodiment, as shown in the manufacturing process flow in FIG. 11, a light shielding material is applied and formed by an inkjet device in the TFT gap portion after the source Z drain patterning. This eliminates the need for resist film formation, exposure, etching and stripping steps for forming the light shielding layer 37.
  • the step portion formed by the lower semiconductor layer (for example, n + type amorphous silicon layer) and the electrode Z wiring of the source Z drain, that is, the channel groove, is filled with a light-shielding material having fluidity. It is possible to prevent breakage when forming a layer (for example, an amorphous silicon layer). According to this embodiment, a TFT having the planar pattern shown in FIG. 12 can be manufactured.
  • FIG. 11 (a) is a schematic cross-sectional view showing the TFT and the structure in the vicinity thereof after the lower semiconductor layer forming step of Example 4, and FIG. 11 (b) is after the light shielding layer forming step of Example 4.
  • FIG. 6C is a schematic cross-sectional view showing the configuration of the TFT and its vicinity
  • FIG. 6C is a schematic cross-sectional view showing the configuration of the TFT and its vicinity after the gate electrode Z wiring formation process of Example 4.
  • FIG. 12 is a schematic plan view showing the configuration of the TFT and its vicinity after the gate electrode Z wiring forming process of the fourth embodiment.
  • the advantages of forming the light shielding layer 37 by coating are as follows: (1) By using the step between the source Z drain, the TFT gap portion (channel groove) is made more efficient by the light shielding material. (2) Use of the above steps makes the spread of the light shielding material uniform (if the light shielding material spreads unevenly in unnecessary parts, the aperture ratio (3) By using the above step and surface contact angle, only the necessary TFT gap area can be obtained. It is possible to form a thick film.
  • the functional film may be formed by applying a functional material such as an SOG material to the wiring portion simultaneously with the protection of the TFT portion.
  • a functional material such as an SOG material
  • it may be formed on the source wiring 14 as shown in FIG.
  • a functional film on the wiring (1) by applying a functional material such as a low dielectric constant SOG material on the gate, the source, the pixel electrode, and the counter electrode The capacity of can be reduced. However, in this case, when the gate patterning is completed, it is necessary to apply and form a functional material using an ink jet apparatus using the gate pattern. (2) Capacitance between the pixel electrode and the counter electrode can be reduced by applying and forming a low dielectric constant functional material on the source. In this case, it can be formed at the same time as the functional material is applied to the TFT gap.
  • a functional material such as a low dielectric constant SOG material
  • the capacitance between the gate and the counter electrode can be reduced by applying and forming a low dielectric constant functional material on the source.
  • the functional material is applied and formed on the gate and the side surface of the semiconductor layer (eg, Si layer) can also be covered, the semiconductor layer (eg, Si layer) can be formed without increasing the number of masks. Protection is possible.
  • Comparative Example 1 a conventional method for manufacturing an inverted staggered amorphous silicon TFT will be described with reference to FIGS.
  • FIG. 14A is a schematic cross-sectional view showing the TFT after the channel etching process of Comparative Example 1 and the configuration in the vicinity thereof
  • FIG. 14B is the TFT after the protective film forming process of Comparative Example 1 and its TFT.
  • FIG. 4C is a schematic cross-sectional view showing a configuration in the vicinity
  • FIG. 5C is a schematic cross-sectional view showing a TFT after the protective film patterning process of Comparative Example 1 and the configuration in the vicinity thereof.
  • FIG. 15 is a schematic plan view showing the configuration of the TFT and its vicinity after the protective film patterning process of Comparative Example 1.
  • FIG. 16 is a schematic cross-sectional view corresponding to (a) to (c) of FIG.
  • FIG. 6 is a schematic cross-sectional view showing the source wiring after the protective film formation process of Example 1 and the configuration in the vicinity thereof, and (c) shows the configuration of the source wiring after the protective film patterning process in Comparative Example 1 and the vicinity thereof. It is a schematic sectional drawing.
  • Comparative Example 1 the gate electrode Z wiring forming step, the gate insulating film Z the lower semiconductor film Z, the upper semiconductor film forming step, the lower and upper semiconductor film patterning steps, and the source Z drain electrode Z wiring
  • a protective film formation process using a CVD method is performed, followed by a protective film patterning process for forming a photoresist, etching, and resist removal. Is called. That is, in Comparative Example 1, as shown in the manufacturing process flow in FIG. 14, after the protective film 35a is formed on the entire surface of the substrate by the CVD method, the patterning force photolithography of the protective film 35a is performed. Therefore, in Comparative Example 1, the number of photoresists is one more than in Example 1.
  • Example 5 force showing the TFT manufacturing method of the present invention
  • TFT shapes suitable for these manufacturing methods will be described with reference to FIGS. 17-1 and 17-2.
  • components having substantially the same functions as those in the first embodiment are denoted by the same reference numerals.
  • Fig. 17-1 (a) is a schematic plan view showing the structure of the TFT of Example 5, and (b) is an X of (a).
  • the TFT 121 of this embodiment has a bottom gate structure, and has a gate electrode 10 branched from the gate wiring 9 on the glass substrate 8 and an upper layer thereof.
  • the gate insulating film 11, the amorphous silicon layer 12, the n + type amorphous silicon layer 13, the source wiring 14, the branched source electrode 15, and the drain electrode 122 connected to the drain connection wiring 16 are configured.
  • the drain electrode 122 has a partial notch at the end on the channel portion side.
  • a TFT channel portion 18 is formed in a lower layer region of a gap portion formed between the source electrode 15 and the drain electrode 122, and the TFT channel portion 18 is formed in the gap portion.
  • a protective film (functional film) 35 is formed to cover the film.
  • the drain connection wiring 16 is formed, for example, for connecting a pixel electrode (not shown) and the drain electrode 122 in a display application.
  • Ding 121 has a notch 122a near the center of drain electrode 122.
  • the notch 122a is also formed on the glass substrate 8 with the gate electrode 10 and the gate. Since the gate insulating film 11 and the amorphous silicon film 12 are stacked, it can function as a TFT channel.
  • Example 1 It is assumed that the manufacturing method of Example 1 is used as the TFT manufacturing method of this example.
  • the protective film 35 is formed in the TFT gap portion 31.
  • the protective film 35 is produced by landing droplets of an insulating material having fluidity on the substrate using an ink jet apparatus as described in the first embodiment. Expands to fill the TF T gap 31.
  • the volume of the liquid droplet filling the TFT gap 31 was calculated. That is, in the gap region between the source electrode 15 and the drain electrode 17, the height was calculated as the volume filling the step formed by the n + -type amorphous silicon layer 13 and the source electrode 15 or drain electrode 17 layer. As a result of calculation using the numerical values described in Example 1, the volume of the TFT gap portion 31 was 0.054 pl.
  • Example 1 when the production method of Example 1 is used, an appropriate droplet volume is too much if 0.5 pl is considered as a guide if the solid content concentration is 10% by volume.
  • the surface tension limit is exceeded at both ends 34 of the TFT gap 31, and a large amount of droplets overflows from both ends 34 of the TFT gap 31.
  • the volume of droplets ejected in Example 1 that is often about lpl or more was 1 to 2pl. This is due to the structure of the head of the ink jet device. In other words, the smaller the droplet, the smaller the diameter of the nozzle (discharge hole), so that high processing accuracy is required and the nozzle is likely to be clogged.
  • the minimum volume of droplets that can be ejected by the ink jet apparatus is a value that is at least twice as large as the volume of the TFT gap portion 31 of Example 1 previously calculated.
  • the source electrode and the Z or drain It is preferable to provide a notch in the in-electrode.
  • the notch can be made a place for absorbing excess droplets.
  • the volume of the TFT gear portion is 0.069pl, which can be close to the volume of droplets that can be ejected by the ink jet apparatus. Therefore, in the protective film formation step, the force at both ends 34 of the TFT gap portion 31 can be prevented from overflowing a large amount of droplets, and the shape of the TFT 121 can be manufactured more stably.
  • the present inventors can confirm the above-described effects by experiments in which respective patterns with or without the notches 122a are prepared, and it is effective to provide notches in the source electrode and the Z or drain electrode. I found out. Note that the notch 122a is provided in the drain electrode 122, so that the on-current value of the TFT is slightly reduced. This is achieved by optimizing the entire size, etc., so that the TFT having the desired electrical characteristics can be restored. Can be designed.
  • a TFT is manufactured by the manufacturing method of Example 1, by providing a partial cutout at the end of at least one of the source electrode and the drain electrode on the channel side, The separation between the volume of the TFT channel portion and the minimum volume of droplets that can be ejected by the inkjet apparatus can be reduced, and the TFT can be manufactured with a stable shape.
  • it is not limited to the manufacturing method of Example 1, When using the manufacturing method of Examples 2-4, the same effect can be obtained.
  • the shape of the notch may be a shape as shown in Fig. 17-2. That is, the drain electrode 124 has a notch 124a.
  • the width Wb is the same value as the TFT channel length L.
  • the protective film made of droplets becomes bowl-shaped (the cross-sectional shape is U-shaped), that is, the film thickness tends to decrease as the distance from the source or drain electrode within the TFT gap section increases. If the film thickness is reduced in this way, the role as a protective film may not be sufficiently fulfilled.
  • the cutout is provided with the same width as the TFT channel length formed using the best resolution of photolithography, so as to avoid a reduction in the thickness of the central portion as much as possible. Can do. A plurality of such notches may be provided. Yes.
  • the TFT of the present invention may be a TFT including a U-shaped or U-shaped portion in the shape of the channel portion. This embodiment shows such a TFT.
  • FIG. 18 (a) is a schematic plan view showing the TFT 125
  • FIG. 18 (b) is a schematic cross-sectional view taken along line YY in FIG. 18 (a).
  • the TFT 125 shown in FIG. 18 has a shape in which the TFT channel portion 18 has a U-shape (U-shape) and is bent at two locations.
  • the drain electrode 126 has a U-shaped shape.
  • the force source electrode 127 has a linear shape.
  • the shape of the TFT channel portion 18 is a U-shaped shape, it will fit within a smaller circle!
  • Such a shape of the TFT 125 is suitable for the manufacturing method of the first embodiment. This is related to the fact that the droplet immediately after landing on the substrate in the protective film forming step has a substantially circular planar shape.
  • the liquid droplet can fill many locations in the TFT gap portion immediately after landing. Therefore, it is possible to produce a TFT having a substantially longer channel width and TFT without extending the distance of the droplet after landing so much, and the channel portion is particularly long in the method of the present invention! ⁇ Effective when manufacturing TFTs.
  • the area ratio of the channel in the portion of the semiconductor layer constituting the semiconductor element can be increased, and the volume of the channel groove can be increased. As a result, the fluid material dropped into the channel groove can be easily retained in the groove, and the functional film can be formed with high accuracy.
  • FIG. 19 is an enlarged schematic plan view showing the source electrode 127 and the drain electrode 126 in FIG. 18 (a).
  • W2 ll ⁇ m
  • W3 40 ⁇ m
  • W4 43 ⁇ m.
  • Source electrode 127 and W3 and W4 are close Considering that the TFT channel part is formed in the TFT gap part 31, which is the gap between the drain electrodes 126, it can be said that the shape of the TFT 125 is almost nearly square.
  • the X coordinate and Y coordinate in the table represent the amount of shift from the center of the TFT gap portion 31, and the unit is / zm.
  • the X and Y axes were oriented as shown in FIG. As shown in Table 1, in this example, the X coordinate is ⁇ 9 m to +9 m, and the Y coordinate is ⁇ 9 ⁇ to + 6 / ⁇ ⁇ , all being good.
  • FIGS. 20 (a) and (b) show such TFT128.
  • Fig. 20 (a) is a schematic plan view
  • Fig. 20 (b) is a schematic cross-sectional view along line ⁇ - ⁇ of Fig. 20 (&).
  • the drain electrode 129 has a U-shaped TFT channel portion 18 and further has two cutout portions 129a and 129b.
  • FIGS. 21 (a) and (b) A similar example is shown in FIGS. 21 (a) and (b).
  • FIG. 21 (a) is a schematic plan view
  • FIG. 21 (b) is a schematic cross-sectional view along the line AB-AB in FIG. 21 (a).
  • the TFT 131 in these drawings has a source electrode 133 and a drain electrode 132 having a notch 132a.
  • the channel length of the TFT corresponds to a portion provided with the partial force notch 132a in which the channel length is partially enlarged.
  • the TFT of the present invention may be a TFT in which the source electrode and the drain electrode have corner portions (corner portions) near the end portion of the TFT channel portion.
  • the present embodiment relates to such a TFT.
  • the TFT of this embodiment has the same form as TFT 7 shown in FIGS. 1 (a) and (b), for example.
  • Fig. 22 (a) is an enlarged view of the main part of the source electrode 15 etc. shown in Fig. 1 (a), partially extracted.
  • the source The electrode 15 and the drain electrode 17 have corner portions 143, 144, 145, and 146.
  • TFTs with a drain electrode having a corner portion are preferable. Especially when the angle of the corner portion is 90 °, the shape of the TFT is stabilized. [0119] This can be confirmed, for example, by fabricating TFT 147 shown in Fig. 22 (b) by the method of Example 1 for comparison and comparing it with the case of Fig. 22 (a).
  • Fig. 22 (b) is an enlarged view of the main part of the TFT source electrode 149, etc. partially extracted.
  • the source electrode 149 connected to the source wiring 148 and the drain connection wiring 150 are connected.
  • the source electrode 149 and the drain electrode 151 have corner portions 155 and 156 in the vicinity of the end portion 153 of the TFT channel portion 152, but only the source electrode 149 has a corner portion 157 in the vicinity of the other end portion 154.
  • the drain connection wiring 150 and the drain electrode 151 are connected in a straight line shape, that is, have no corner portion.
  • the TFT has a source electrode and a drain electrode with corner portions near all ends of the TFT channel portion, such as TFT7 shown in FIG.
  • the shape at both ends of the membrane was stable.
  • the source electrode and the drain electrode have corner portions near all the ends of the TFT channel portion as in this embodiment.
  • the TFT shape is preferable, especially if the corner angle is 90 ° or less. Is stable.
  • FIGS. FIG. 23 (a) is a schematic plan view
  • FIG. 23 (b) is a schematic cross-sectional view of the AC—AC line of FIG. 23 (a).
  • the TFT 158 has a U-shape in a region 160 in the force diagram having the TFT channel portion 159.
  • the TFTs and their manufacturing methods shown in Examples 1 to 7 can also be applied to diodes having the same structure as those of the TFTs.
  • the present embodiment relates to such a diode.
  • FIG. 24 (a) is a schematic plan view showing the configuration of the diode of this example and the vicinity thereof.
  • Figure 24 (b) shows a schematic cross-sectional view along the line AD-AD.
  • the diode 171 of this example has an inverted staggered structure, and has a gate electrode 173, a gate insulating film 174, an amorphous silicon layer 175, and an n + type amorphous silicon layer 176 on a glass substrate 172. And a drain electrode 178 connected to the connection wiring 177, a source electrode 180 connected to the connection wiring 179, a protective film (functional film) 181 and a conductive film 182 for connection are stacked. Have A protective film 181 is formed between the drain electrode 178 and the source electrode 180.
  • a part of the amorphous silicon layer 175 forms a channel portion 183, and the TFT portion 185 having the same structure as the TFT is formed by this and the gate electrode 173 and the like.
  • a contact portion 184 is formed in part of the connection wiring 179.
  • the gate insulating film 174 is opened, and a conductive film 182 for connection is provided in the upper layer with the opening as a center, and the gate electrode 173, the connection wiring 179, and the source electrode 180 are electrically connected.
  • the conductive film 182 for connection is made of ITO ( The other constituent elements are the same as in Example 1.
  • the diode 171 of this embodiment is formed so as to connect between arbitrary wirings such as adjacent source wirings and gate wirings in the active matrix substrate.
  • the purpose of this is to prevent elements such as TFTs and wiring in the substrate from being burned out due to static electricity.
  • static electricity accumulates on a certain wiring and has a sufficiently higher potential than the surroundings, the source electrode and gate electrode of the diode electrically connected to the potential also become high potential, Since the TFT section is turned on and conducted, static electricity on this wiring can be released. Therefore, the above-described burnout and the like can be prevented.
  • the TFT portion is not in an on state, so that the wiring having high resistance can be substantially electrically separated.
  • a step of forming the conductive film for connection 182 may be added, and a film for forming this is formed on the entire surface of the substrate. And it can produce by patterning by photolithography.
  • the connection conductive film 182 was formed by a sputtering method.
  • the shape reflects the shape of the droplet of the insulating material having fluidity discharged using the ink jet apparatus.
  • the shape of the protective film 181 is not circular because the direction in which the droplets flow is controlled by the banks that form the drain electrode 178 and the source electrode 180 and the volatilization of the organic solvent in the droplets. In some cases, liquid droplets were formed between the drain electrode 178 and the source electrode 180.
  • the TFT fabrication methods of Examples 1 to 7 can be applied to a diode having a structure part of those TFTs inside, and this example is also an example. Like 1-7, it contributes to the reduction of the number of photolithography. Therefore, the same manufacturing merit can be obtained.
  • the active matrix substrate (circuit substrate) of this example is a TFT array substrate and has the form shown in FIG. 25-1.
  • Figure 25-1 shows the configuration of the active matrix substrate of Example 9. It is a schematic plan view.
  • the active matrix substrate 191 of this embodiment has a source wiring 192, a gate wiring 193, and a TFT 194, which is a kind of semiconductor element, corresponding to each intersection point thereof.
  • a large number of TFTs 194 are formed, and can be divided into, for example, an effective region 195 used as an image display region and a peripheral region 196 located outside the effective region 196.
  • the peripheral area 196 is an area for providing wiring for driving the active matrix substrate 191, terminals (not shown) for connection to an external substrate, and the like.
  • a diode 197 which is a kind of semiconductor element, is provided in the peripheral region 196.
  • the TFT 194 is connected to a pixel electrode (not shown) for performing image display and the like, a source wiring 192 and a gate wiring 193, and the shape thereof has the shape shown in the first embodiment.
  • the diode 197 has a shape shown in Embodiment 8 by connecting adjacent gate wirings 193 to serve as a protective element for preventing the wiring and elements from being burned by static electricity.
  • the methods described in Examples 1 to 4 and 8 can be used.
  • the active matrix substrate 191 of this embodiment is characterized in that a TFT 194 and a diode 197 are arranged in a straight line group (parallel line group) with an equal interval in the gate wiring direction. That is.
  • the TFT 194 is a semiconductor element in the effective area 195
  • the diode 197 is a semiconductor element in the peripheral area 196, and the semiconductor elements for different purposes in such different areas are in a straight line. Is characteristic.
  • an ink jet apparatus is used as a pattern forming apparatus capable of discharging or dropping a fluid insulating material or the like as droplets at a selective place on a substrate surface. Was used.
  • the ink jet apparatus includes an ink jet head, and ejects droplets while changing the relative position between the ink jet head and the substrate.
  • the movement of the inkjet head viewed from the substrate side repeats scanning in one direction in the plane, and moves the ink jet head by a predetermined amount in the direction perpendicular to the scanning direction between the scans. It is common.
  • the number of scans If you reduce the amount of
  • the nozzles for ejecting droplets are arranged at equal intervals in the ink jet head, the droplets cannot be ejected to the substrate region located between the nozzles. Drops can be dropped in a single scan only at locations on the straight line group at equal intervals through which each nozzle passes. Therefore, in order to minimize the number of scans, it is preferable that the positions where droplets or the like are landed, that is, the locations where the semiconductor elements are formed are on a group of straight lines as equally spaced as possible.
  • the arrangement of TFT 194 and diode 197 in this example is suitable for the TFT manufacturing method of Examples 1 to 4 and the diode manufacturing method of Example 8, and the number of scans of the ink jet head. This makes it possible to efficiently process the substrate.
  • semiconductor elements such as TFTs and diodes other than TFT 194 and diode 197 are provided in either or both of effective region 195 and peripheral region 196 on active matrix substrate 191. However, all the semiconductor elements that need to be arranged must be arranged on a group of equally spaced lines.
  • FIG. 25-2 is a schematic plan view showing a configuration of an active matrix substrate 202 which is a modification of the present embodiment.
  • TFTs other than TFT 199 and diode 200, semiconductor elements such as diodes, and the like may be provided in either or both of effective region 195 and peripheral region 196 on active matrix substrate 202. Good.
  • the interval between the gate lines is often wider than the interval between the source lines. Therefore, the inkjet head is viewed from the substrate side. Therefore, it is preferable to scan in the gate wiring direction. This is because the interval between the nozzles provided in the ink jet head can be widened, so that the number of nozzles is reduced, and processing accuracy and uniformity of droplet landing distribution between the nozzles can be easily maintained.
  • the active matrix substrate is provided in the effective area, and the source wiring.
  • An active matrix substrate having a plurality of semiconductor elements arranged corresponding to each intersection of the gate wiring and the gate wiring, and these semiconductor elements are an active matrix substrate on a group of evenly spaced lines. Moyo.
  • the active matrix substrate 207 may be located on the TFTs 203 and 204, the diode 205, and the straight line group 206 at equal intervals in the force source wiring direction.
  • FIG. 25-3 is a schematic plan view showing a configuration of an active matrix substrate 207 which is a modification of the present embodiment.
  • semiconductor elements such as TFTs and diodes other than TFTs 203 and 204 and diodes 205 are provided in either or both of the effective region 195 and the peripheral region 196 on the active matrix substrate 207. Good.
  • the active matrix substrate is an active matrix substrate having a plurality of source wirings, a plurality of gate wirings, and semiconductor elements on a (glass) substrate, and a large number of the semiconductor elements are formed.
  • the semiconductor element force arranged in the effective region is arranged on two equally-spaced straight line groups in the gate wiring direction and the Z or source wiring direction.
  • the active region substrate may be an active matrix substrate in which the (second) semiconductor element in the peripheral region is arranged on the straight line group! For example, as shown in FIG.
  • TFTs 208 and 209 are provided in the vicinity of the intersection of the source wiring 192 and the gate wiring 193, and the TFT 208 and the diode 210 are equally spaced from each other in the gate wiring direction.
  • the TFT 209 located on the straight line group 211 may be an active matrix substrate 213 located on the second straight line group 212 in the gate wiring direction that is equally spaced from each other.
  • FIG. 25-4 is a schematic plan view showing a configuration of an active matrix substrate 213 which is a modification of the present embodiment.
  • semiconductor elements such as TFTs and diodes other than TFTs 209 and 209 and diodes 210 may be provided in either or both of the effective region 195 and the peripheral region 196 on the active matrix substrate 213. Good.
  • the active matrix substrate is an active matrix substrate having a plurality of source wirings, a plurality of gate wirings, and semiconductor elements on a (glass) substrate, and a large number of the semiconductor elements are formed.
  • Effective area and surrounding area around it, Semiconductor element power disposed in the effective area has a portion disposed on at least one equally spaced line group in the gate wiring direction and z or source wiring direction, and is an integral part of the distance between the straight line group from the straight line group.
  • the active matrix substrate may be an active matrix substrate in which the (second) semiconductor element in the peripheral region is arranged on a straight line determined by a distance of 1.
  • FIG. 25-5 a TFT 214 is provided, and on a fourth straight line group 216 determined by a distance 12 from a third straight line group 215 equally spaced from each other corresponding to the arrangement of the TFT 214, An active matrix substrate 218 having a diode 217 in the peripheral region may be used.
  • 12 11/3.
  • FIG. 25-5 is a schematic plan view showing the configuration of an active matrix substrate 218 which is a modification of the present embodiment.
  • semiconductor elements such as TFTs and diodes other than TFT 214 and diode 217 may be provided in either or both of effective region 195 and peripheral region 196 on active matrix substrate 218. .
  • FIG. 1 (a) is a schematic plan view showing a TFT fabricated using the manufacturing method of Example 1 and the configuration in the vicinity thereof, and (b) is an A—A diagram of (a). It is a schematic sectional drawing in a line.
  • FIG. 2 is a schematic perspective view showing the configuration of the ink jet apparatus.
  • FIG. 3 (a) is a schematic plan view showing a state at the moment when a droplet has landed on the TFT gap portion 31, and (b) is a schematic cross-sectional view taken along the line FF in (a).
  • FIG. 4 (a) is a schematic plan view showing a state in which the liquid droplet 32 shown in FIG. 3 (a) has landed and then deformed due to its fluidity, and (b) is (a) It is a schematic sectional drawing in the GG line of).
  • FIG. 5-1 (a) is a schematic plan view showing a state in which a protective film 35 is formed in the TFT gap portion 31, and (b) is a schematic cross-sectional view taken along line H—H in (a). It is.
  • FIG. 5-2 (a) is a schematic plan view showing another example of a state in which the protective film 35 is formed in the TFT gap portion 31, and (b) is a line H—H in (a).
  • FIG. ⁇ 6] (a) is a schematic plan view showing a state in which the lyophobic film 76 is left in the TFT gap portion 18, and (b) is a schematic cross-sectional view taken along the line OO in (a). .
  • FIG. 7 (a) is a schematic cross-sectional view showing the TFT after the channel etching process of Example 2 and the configuration in the vicinity thereof, and (b) is the TFT after the protective film forming process of Example 2 and its FIG. 5C is a schematic cross-sectional view showing a configuration in the vicinity, and FIG. 5C is a schematic cross-sectional view showing a configuration of the TFT after the semiconductor film patterning process of Example 2 and the configuration in the vicinity thereof.
  • FIG. 8 is a schematic plan view showing the configuration of the TFT and its vicinity after the semiconductor film patterning process of Example 2.
  • FIG. 9 (a) is a schematic cross-sectional view showing the configuration of the TFT after the source Z drain electrode Z wiring formation step and its vicinity in Example 3, and (b) is a semiconductor layer of Example 3. It is a schematic sectional drawing which shows the structure of TFT after the formation process, and its vicinity.
  • FIG. 10 A schematic plan view showing the configuration of the TFT and its vicinity after the semiconductor layer formation step of Example 3.
  • FIG. 11 (a) is a schematic cross-sectional view showing the configuration of the TFT after the source Z drain electrode Z wiring formation process and its vicinity in Example 4, and (b) is a light shielding layer of Example 4.
  • FIG. 6C is a schematic cross-sectional view showing the configuration of the TFT after the formation process and the vicinity thereof, and FIG. 6C is a schematic cross-sectional view showing the configuration of the TFT after the formation process of the gate electrode Z wiring of Example 4 and the vicinity thereof.
  • FIG. 12 A schematic plan view showing the configuration of the TFT and its vicinity after the light shielding layer forming step of Example 4.
  • FIG. 12 A schematic plan view showing the configuration of the TFT and its vicinity after the light shielding layer forming step of Example 4.
  • FIG. 13 (a) is a schematic cross-sectional view showing an arrangement state of the source wiring 14 before forming the protective film 35 in Examples 2 and 4, and (b) is a protective film on the source wiring 14. 6 is a schematic cross-sectional view showing a configuration after forming 35.
  • FIG. 13 (a) is a schematic cross-sectional view showing an arrangement state of the source wiring 14 before forming the protective film 35 in Examples 2 and 4, and (b) is a protective film on the source wiring 14. 6 is a schematic cross-sectional view showing a configuration after forming 35.
  • FIG. 14 (a) is a schematic cross-sectional view showing the TFT after the channel etching process of Comparative Example 1 and the configuration in the vicinity thereof, and (b) is the TFT after the protective film forming process of Comparative Example 1 and its TFT
  • FIG. 5C is a schematic cross-sectional view showing a configuration in the vicinity
  • FIG. 5C is a schematic cross-sectional view showing a configuration of the TFT after the protective film patterning process of Comparative Example 1 and the configuration in the vicinity thereof.
  • FIG. 15 A schematic plan view showing the structure of the TFT after the protective film patterning process of Comparative Example 1 and the configuration in the vicinity thereof.
  • FIG. 16 is a schematic cross-sectional view corresponding to (a) to (c) of FIG. 14 and showing the arrangement state of the source wiring after the channel etching process of Comparative Example 1, and (b) of FIG.
  • FIG. 7 is a schematic cross-sectional view showing the arrangement state of the source wiring after the protective film forming step
  • (c) is a schematic cross-sectional view showing the arrangement state of the source wiring after the protective film patterning step of Comparative Example 1 .
  • FIG. 17-1 (a) is a schematic plan view showing the configuration of the TFT of Example 5, and (b) is a schematic cross-sectional view taken along line XX of (a).
  • FIG. 17-2 is a schematic plan view showing another example of the structure of the TFT of Example 5.
  • FIG. 18 (a) is a schematic plan view showing a TFT 125, and (b) is a schematic cross-sectional view taken along line Y—Y in (a).
  • FIG. 19 is an enlarged schematic plan view showing the source electrode 127 and the drain electrode 126 in FIG. 18 (a).
  • FIG. 20 (a) shows a TFT 1 implemented by combining the embodiment in which the drain electrode shown in Example 5 has a notch and the embodiment shown in Example 6 in which the channel has a U-shape or U-shape.
  • 28 is a schematic plan view showing the configuration of 28, and (b) is a schematic sectional view taken along the line AA-AA in (a).
  • FIG. 21 (a) shows a TFT 1 implemented by combining the embodiment in which the drain electrode shown in Example 5 has a notch and the embodiment shown in Example 6 in which the channel has a U-shape or U-shape.
  • FIG. 32 is a schematic plan view showing the configuration of 31, and (b) is a schematic sectional view taken along line AB-AB of (a).
  • FIG. 22 (a) is an enlarged view of the main part of the source electrode 15 shown in Fig. 1 (a), partially extracted, and (b) is for comparison with the case of (a).
  • FIG. 9 is an enlarged view of a main part, partially showing a TFT source electrode 149 and the like manufactured by the method of Example 1 (Example 7).
  • FIG. 23 A form having a U-shaped channel or a U-shaped channel as shown in Example 6, and a portion where the source and drain electrodes are corners near all ends of the TFT channel part shown in Example 7.
  • FIG. 2 is a schematic plan view showing a configuration of a TFT 158 implemented in combination with a configuration having a line (b), and (b) is a schematic cross-sectional view taken along an AC-AC line in (a).
  • FIG. 24 (a) is a schematic plan view showing the configuration of the diode of Example 8 and the vicinity thereof, and (b) is a schematic cross-sectional view taken along the line AD-AD in (a).
  • FIG. 25-1 is a schematic plan view showing an example of the configuration of the active matrix substrate of Example 9.
  • FIG. 25-2 is a schematic plan view showing an example of the configuration of the active matrix substrate of Example 9.
  • FIG. 25-3 is a schematic plan view showing an example of the configuration of the active matrix substrate of Example 9.
  • 25-4 A schematic plan view showing an example of the configuration of the active matrix substrate of Example 9.
  • FIG. 25-5 A schematic plan view showing an example of the configuration of the active matrix substrate of Example 9.
  • Y direction drive Ink supply system: Control group: Amorphous silicon film: n + type amorphous silicon film: TFT gap
  • drain electrode notch 9b drain electrode notch 0: source electrode 131: TFT
  • Gate insulating film 175 Amorphous silicon layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Thin Film Transistor (AREA)

Abstract

La présente invention concerne des procédés de fabrication d’éléments semi-conducteurs et de cartes de circuits imprimés rendant possible la formation d’une pellicule sélective et réduisant le nombre d'opérations de photolithographie nécessaires à la formation d'une structure d’élément, ainsi qu'un élément semi-conducteur, une carte de circuit imprimé, un dispositif électronique et un dispositif d’affichage fabriqués selon ces procédés. Le procédé de fabrication d’éléments semi-conducteur est un procédé de fabrication d’un élément semi-conducteur présentant un canal et comprend une étape de déposition d'une couche fonctionnelle en versant un matériau fonctionnel relativement fluide dans une rainure de canal.
PCT/JP2006/301444 2005-04-28 2006-01-30 Procédés de fabrication d’éléments semi-conducteurs et de cartes de circuits imprimés, et éléments semi-conduteurs et cartes de circuits imprimés WO2006117907A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005-132810 2005-04-28
JP2005132810 2005-04-28

Publications (1)

Publication Number Publication Date
WO2006117907A1 true WO2006117907A1 (fr) 2006-11-09

Family

ID=37307713

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2006/301444 WO2006117907A1 (fr) 2005-04-28 2006-01-30 Procédés de fabrication d’éléments semi-conducteurs et de cartes de circuits imprimés, et éléments semi-conduteurs et cartes de circuits imprimés

Country Status (1)

Country Link
WO (1) WO2006117907A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009057665A1 (fr) * 2007-10-31 2009-05-07 Sumitomo Chemical Company, Limited Groupe d'éléments actifs à film mince, réseau d'éléments actifs à film mince, dispositif électroluminescent organique, dispositif d'affichage et procédé de fabrication du groupe d'éléments actifs à film mince
JP2021511543A (ja) * 2018-01-26 2021-05-06 アプライド マテリアルズ インコーポレイテッドＡｐｐｌｉｅｄ Ｍａｔｅｒｉａｌｓ，Ｉｎｃｏｒｐｏｒａｔｅｄ Ａｒ導波結合器の回折格子アウトカップリング強度の制御

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6437535A (en) * 1987-07-31 1989-02-08 Sumitomo Metal Ind Thin film semiconductor element
JP2001244467A (ja) * 2000-02-28 2001-09-07 Hitachi Ltd コプラナー型半導体装置とそれを用いた表示装置および製法
JP2002268235A (ja) * 2001-03-07 2002-09-18 Nippon Zeon Co Ltd レジスト組成物の調製方法
JP2004288880A (ja) * 2003-03-24 2004-10-14 Konica Minolta Holdings Inc 薄膜トランジスタ及び薄膜トランジスタの作製方法
JP2004349640A (ja) * 2003-05-26 2004-12-09 Seiko Epson Corp パターンの形成方法及びデバイスの製造方法、デバイス、電気光学装置及び電子機器
JP2005051216A (ja) * 2003-06-30 2005-02-24 Semiconductor Energy Lab Co Ltd 液滴吐出装置及びパターンの作製方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6437535A (en) * 1987-07-31 1989-02-08 Sumitomo Metal Ind Thin film semiconductor element
JP2001244467A (ja) * 2000-02-28 2001-09-07 Hitachi Ltd コプラナー型半導体装置とそれを用いた表示装置および製法
JP2002268235A (ja) * 2001-03-07 2002-09-18 Nippon Zeon Co Ltd レジスト組成物の調製方法
JP2004288880A (ja) * 2003-03-24 2004-10-14 Konica Minolta Holdings Inc 薄膜トランジスタ及び薄膜トランジスタの作製方法
JP2004349640A (ja) * 2003-05-26 2004-12-09 Seiko Epson Corp パターンの形成方法及びデバイスの製造方法、デバイス、電気光学装置及び電子機器
JP2005051216A (ja) * 2003-06-30 2005-02-24 Semiconductor Energy Lab Co Ltd 液滴吐出装置及びパターンの作製方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009057665A1 (fr) * 2007-10-31 2009-05-07 Sumitomo Chemical Company, Limited Groupe d'éléments actifs à film mince, réseau d'éléments actifs à film mince, dispositif électroluminescent organique, dispositif d'affichage et procédé de fabrication du groupe d'éléments actifs à film mince
US8344390B2 (en) 2007-10-31 2013-01-01 Sumitomo Chemical Company, Limited Thin film active element group, thin film active element array, organic light emitting device, display apparatus, and thin film active element manufacturing method
JP2021511543A (ja) * 2018-01-26 2021-05-06 アプライド マテリアルズ インコーポレイテッドＡｐｐｌｉｅｄ Ｍａｔｅｒｉａｌｓ，Ｉｎｃｏｒｐｏｒａｔｅｄ Ａｒ導波結合器の回折格子アウトカップリング強度の制御

Similar Documents

Publication Publication Date Title
WO2006117909A1 (fr) Fine pellicule a motif, procede de fabrication d'un element semi-conducteur et d'une carte a circuit, materiau de resist, element semi-conducteur et carte e circuit
US10332946B2 (en) Organic light emitting display panel and manufacturing method thereof, display device
CN107248523B (zh) 像素界定层及其制造方法
KR100726272B1 (ko) 격벽 구조체, 격벽 구조체의 형성 방법, 디바이스, 전기 광학 장치 및 전자 기기
US7582545B2 (en) Forming method for film pattern, device, electro-optical apparatus, electronic apparatus, and manufacturing method for active matrix substrate
US7547567B2 (en) Method of forming film pattern, device, method of manufacturing device, electro-optical device, and electronic apparatus
KR100753954B1 (ko) 배선 패턴의 형성 방법, 디바이스의 제조 방법, 및디바이스
US7767504B2 (en) Methods for forming film patterns by disposing a liquid within a plural-level partition structure
US20070264814A1 (en) Method for forming metal wiring line, method for manufacturing active matrix substrate, device, electro-optical device, and electronic apparatus
JP4222390B2 (ja) パターンの形成方法、及び液晶表示装置の製造方法
JP4345710B2 (ja) 膜パターンの形成方法
US20060188661A1 (en) Method of forming film pattern, method of manufacturing device, electro-optical device, and electronic apparatus
JP4380552B2 (ja) アクティブマトリクス基板の製造方法、アクティブマトリクス基板、電気光学装置並びに電子機器
US7691562B2 (en) Method for forming film pattern, and method for manufacturing device, electro-optical device, electronic apparatus and active matrix substrate
KR100737307B1 (ko) 막 패턴의 형성 방법, 디바이스 및 그 제조 방법, 전기광학 장치와 전자기기
US20060257797A1 (en) Bank structure, wiring pattern forming method, device, electro-optical device, and electronic apparatus
WO2006117907A1 (fr) Procédés de fabrication d’éléments semi-conducteurs et de cartes de circuits imprimés, et éléments semi-conduteurs et cartes de circuits imprimés
JP4675730B2 (ja) 膜パターン形成用基板ならびに膜パターン形成基板、薄膜トランジスタ形成基板、液晶表示素子とその製造方法
JP2006065021A (ja) アクティブマトリクス基板の製造方法、アクティブマトリクス基板、電気光学装置並びに電子機器
JP2007140323A (ja) 膜パターンの形成方法、電気光学装置の製造方法、電気光学装置、電子機器
JP5887881B2 (ja) 配線の形成方法
JP2008098550A (ja) 膜パターンの形成方法
JP2008262979A (ja) 薄膜トランジスタ素子およびその製造方法
JP2008058455A (ja) アクティブマトリクス基板の製造方法及び液晶表示装置の製造方法
JP2008058456A (ja) アクティブマトリクス基板の製造方法及び液晶表示装置の製造方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

NENP Non-entry into the national phase

Ref country code: RU

WWW Wipo information: withdrawn in national office

Country of ref document: RU

NENP Non-entry into the national phase

Ref country code: JP

122 Ep: pct application non-entry in european phase

Ref document number: 06712587

Country of ref document: EP

Kind code of ref document: A1