WO2006082418A1 - Régénerateur optique asynchrone - Google Patents

Régénerateur optique asynchrone Download PDF

Info

Publication number
WO2006082418A1
WO2006082418A1 PCT/GB2006/000368 GB2006000368W WO2006082418A1 WO 2006082418 A1 WO2006082418 A1 WO 2006082418A1 GB 2006000368 W GB2006000368 W GB 2006000368W WO 2006082418 A1 WO2006082418 A1 WO 2006082418A1
Authority
WO
WIPO (PCT)
Prior art keywords
optical
input
optical logic
data
logic gates
Prior art date
Application number
PCT/GB2006/000368
Other languages
English (en)
Inventor
Graeme Douglas Maxwell
Robert Campbell Mcdougall
Alistair James Poustie
Original Assignee
The Centre For Integrated Photonics Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by The Centre For Integrated Photonics Limited filed Critical The Centre For Integrated Photonics Limited
Publication of WO2006082418A1 publication Critical patent/WO2006082418A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/29—Repeaters
    • H04B10/291—Repeaters in which processing or amplification is carried out without conversion of the main signal from optical form
    • H04B10/299—Signal waveform processing, e.g. reshaping or retiming

Definitions

  • This invention relates to the field of optical devices and sub-systems.
  • a device is suitable for use as a 3R optical regenerator that can operate asynchronously and in burst mode.
  • An object of this invention is to enable all-optical 3 R regeneration of data without the need to extract a clock signal out of the data and do away with the electronic processing of the regenerated data to determine the correct synchronisation.
  • this invention provides an optical device comprising: a common data input for receiving input data to the device; a first local clock input for receiving a first local clock signal; a first optical logic gate having a clock input and at least a first data input; and a second optical logic gate having a clock input and at least a first data input, wherein the data inputs of the first and second optical logic gates are each arranged to receive data from the common data input and the clock inputs of the first and second optical logic gates are each arranged to receive a clock signal from the first local clock input, whereby the output of each optical logic gate, in use, is the input signal retimed to the first local clock signal, and wherein the device further comprises a third optical logic gate arranged to receive the output of the first and second optical logic gates and to output 3R regenerated data corresponding to the input signal.
  • the data input(s) of the second optical logic gate may be connected to the common data input via a delay.
  • Each of the first and second optical logic gates may have a first data input and a second data input. Each such data input may be arranged to receive data from the common data input. The second data input may be delayed relative to the first data input.
  • the optical logic gate defines a switching window. The switching window may be substantially half the nominal bit period of the input data.
  • the clock input of the second optical logic gate may be connected to the first local clock input via a delay.
  • the relative delays at the inputs of the first and second optical logic gates may be configured such that only one of the optical logic gates switches at any given time.
  • the bit period of the first local clock signal may be equal to the nominal bit period of the input data.
  • the third optical logic gate may have a clock input arranged to receive a clock signal from a second clock input at a different wavelength to the first local clock signal.
  • the third optical logic gate may be an exclusive OR gate.
  • the third optical logic gate may be an AND gate.
  • the output of the first optical logic gate may be delayed relative to the output of the second optical logic gate such that the resulting signals are substantially time coincident.
  • the first and second optical logic gates may be Mach Zehnder optical logic gates.
  • the third optical logic gate may be a Mach Zehnder optical logic gate.
  • the optical logic gates may be formed using the hybrid integration of semiconductor optical amplifiers and passive planar waveguides.
  • the invention provides a device using multiple optical logic elements to perform the function of all-optical 3 R asynchronous burst mode regeneration.
  • an optical XOR gate may be used to combine the output of two Mach- Zehnder optical logic gates.
  • the outputs of two Mach-Zehnder optical logic gates may be combined using appropriate delay lines to bring them into time coincidence.
  • the logic elements may be formed using the hybrid integration of semiconductor optical amplifiers and passive planar waveguides.
  • Figure 1 is a schematic representation of an asynchronous regenerator according to a first embodiment of the invention
  • Figure 2 is a schematic representation of an asynchronous regenerator according to a second embodiment of the invention.
  • Figure 1 shows an optical regenerator according to an embodiment of the invention.
  • the device is in two parts.
  • the first part consists of two optical logic gates Gl, G2 in parallel which enable asynchronous retiming off a local clock 5. Only one of these parallel gates will operate depending on the relative position of the data pulse in the optical window defined by the passive waveguide delay circuit 9 at the input to the gates.
  • the output from both of these gates is then passed through a second stage device which performs an optical XOR operation on the regenerated data.
  • the complete device is capable of operating at speeds of 40Gbit/s or more.
  • the first stage of the burst mode regenerator comprises two logic gates Gl, G2 in parallel with different time delays 9 at the input to each gate.
  • the gates consist of passive planar waveguide Mach Zehnder interferometers 3 with semiconductor optical amplifiers 1 in each arm.
  • the time delays 9 are defined in the passive waveguide layer.
  • the switching windows to the gates are defined by the time delays on the input to the gates and the relative position of the switching window for each gate is determined by the input delay.
  • the device consists of two optical logic gates Gl, G2 in parallel followed by an optical XOR gate.
  • These logic gates consist of non-linear semiconductor optical amplifiers (SOAs) 1 hybridly integrated with passive planar silica waveguides structures 2.
  • SOAs semiconductor optical amplifiers
  • the input data 4 is split using the passive waveguide circuitry and an equal portion of the split data is fed into each Hybrid Mach Zehnder Interferometer (HMZI) logic gate 3 with an appropriate time delay introduced at the input to the HMZI 2.
  • HMZI Hybrid Mach Zehnder Interferometer
  • a local laser source 5 known as a clock source, produces a train of pulses at the appropriate data rate.
  • This local clock 5 is equally split and one portion delayed relative to the other and also relative to the data input 4 using the passive waveguide structures 2.
  • Figure 1 shows the first stage of the regenerator with the local clock source 5 and the timing relationship of the clock to the two logic gates Gl, G2.
  • These relative delays 9 are arranged such that there is only one copy of the clock pulse present in one of the logic gates Gl, G2 at any one time, and therefore only one output from the logic gates 3 at any one time.
  • This output is a regenerated version of the input data.
  • the effect of jitter on the data is to move the relative position of the switching windows of the logic gates Gl 5 G2. This has the effect of moving the switching window over the clock pulse which determines which gate Gl , G2 provides the regenerated output. In this way there is only one gate with a switched clock at any one time.
  • the optical XOR device is shown in Figure 1 and consists of a HMZI 3 with the appropriate planar silica waveguide circuitry at the input and another local optical source 6 which is at a different wavelength to the first local optical clock 5.
  • This device is an optical XOR gate with a local clock at a different wavelength from the first stage clock denoted as ⁇ 2 .
  • the output 10 of the XOR is the fully 3R regenerated data transposed on to the wavelength of the source 6.
  • the first and second stages of the device are fully integrated in the regenerator as shown in Figure 1.
  • both gates Gl, G2 there is the potential for both gates Gl, G2 to switch at the same time if the jitter on the data exceeds half the bit period B or if the relative position of the switching windows of the logic gates Gl, G2 is such that the extremes of the windows are coincident with the position of the clock pulse. Whilst these situations are unlikely, they are possible. In such cases, the XOR gate may not be the appropriate second stage device in the regenerator and the second embodiment would be the preferred option.
  • Figure 2 shows a second embodiment of the invention with an alternative output arrangement instead of the output XOR gate.
  • the output XOR gate is replaced with a delay line 7 to bring the output pulses from the first stage into time coincidence or near time coincidence ( ⁇ t > pulse- width), a saturating SOA 1 to ensure equal optical amplitudes from the gates, and another logic gate G3 to perform the logical AND operation.
  • an optical device comprises a common data input 4 for receiving input data to the device and a local clock input 5 for receiving a local clock signal.
  • the devices includes two optical logic gates Gl, G2 having respective clock inputs respective data inputs.
  • the data inputs of the first and second optical logic gates Gl, G2 are each arranged to receive data from the common data input 4 and the clock inputs of the first and second optical logic gates Gl, G2 are each arranged to receive a clock signal from the local clock input 5.
  • the output of each optical logic gate Gl, G2 is the input signal retimed to the local clock signal.
  • the device further comprises a third optical logic gate XOR arranged to receive the output of the first and second optical logic gates and to output 3R regenerated data corresponding to the input signal.

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Optical Communication System (AREA)

Abstract

Le dispositif optique comprend une entrée commune de données 4 pour recevoir des données d’entrée au dispositif et une entrée d’horloge locale 5 pour recevoir un signal d’horloge locale. Le dispositif comprend deux portes logiques optiques G1, G2 possédant des entrées respectives d’horloge, des entrées respectives de données. Les entrées de données de la première et de la deuxième porte logique optique G1, G2 sont chacune disposées pour recevoir des données de l’entrée commune de données 4 et les entrées d’horloge de la première et de la deuxième porte logique optique G1, G2 sont chacune disposées pour recevoir un signal d’horloge de l’entrée d’horloge locale 5. Ainsi, la sortie de chaque porte logique optique G1, G2 est le signal d’entrée resynchronisé selon le signal d’horloge locale. Le dispositif comprend en outre une troisième porte logique optique OU-EX disposée pour recevoir la sortie de la première et de la deuxième porte logique optique et fournir des données régénérées 3R correspondant au signal d’entrée.
PCT/GB2006/000368 2005-02-02 2006-02-02 Régénerateur optique asynchrone WO2006082418A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB0502111A GB0502111D0 (en) 2005-02-02 2005-02-02 Asynchronous optical regenerator
GB0502111.8 2005-02-02

Publications (1)

Publication Number Publication Date
WO2006082418A1 true WO2006082418A1 (fr) 2006-08-10

Family

ID=34307832

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2006/000368 WO2006082418A1 (fr) 2005-02-02 2006-02-02 Régénerateur optique asynchrone

Country Status (2)

Country Link
GB (1) GB0502111D0 (fr)
WO (1) WO2006082418A1 (fr)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999055038A1 (fr) * 1998-04-21 1999-10-28 British Telecommunications Public Limited Company Reseau de communications optique
EP1076430A1 (fr) * 1999-07-23 2001-02-14 BRITISH TELECOMMUNICATIONS public limited company Régénérateur optique pour des signaux multiplexés temporellement à haut débit
US6614582B1 (en) * 2000-02-07 2003-09-02 Lucent Technologies Inc. Optical regeneration and wavelength conversion using semiconductor optical amplifier based interferometers
EP1383255A2 (fr) * 2002-07-20 2004-01-21 Samsung Electronics Co., Ltd. Dispositif et procédé de régénération de signaux tout optiques
EP1408633A1 (fr) * 2002-10-10 2004-04-14 Corning Incorporated Appareil et méthode pour la régénération d'impulsions optiques

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999055038A1 (fr) * 1998-04-21 1999-10-28 British Telecommunications Public Limited Company Reseau de communications optique
EP1076430A1 (fr) * 1999-07-23 2001-02-14 BRITISH TELECOMMUNICATIONS public limited company Régénérateur optique pour des signaux multiplexés temporellement à haut débit
US6614582B1 (en) * 2000-02-07 2003-09-02 Lucent Technologies Inc. Optical regeneration and wavelength conversion using semiconductor optical amplifier based interferometers
EP1383255A2 (fr) * 2002-07-20 2004-01-21 Samsung Electronics Co., Ltd. Dispositif et procédé de régénération de signaux tout optiques
EP1408633A1 (fr) * 2002-10-10 2004-04-14 Corning Incorporated Appareil et méthode pour la régénération d'impulsions optiques

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
WEBB R P ET AL: "40 Gbit/s all-optical XOR gate based on hybrid-integrated Mach-Zehnder interferometer", ELECTRONICS LETTERS, IEE STEVENAGE, GB, vol. 39, no. 1, 9 January 2003 (2003-01-09), pages 79 - 81, XP006019484, ISSN: 0013-5194 *

Also Published As

Publication number Publication date
GB0502111D0 (en) 2005-03-09

Similar Documents

Publication Publication Date Title
WO2007006014A3 (fr) Commutateur cryptographique fiabilise
JP3527455B2 (ja) 光信号処理装置
EP1076430A1 (fr) Régénérateur optique pour des signaux multiplexés temporellement à haut débit
JPS63249827A (ja) 光パルス多重化回路
WO2006082418A1 (fr) Régénerateur optique asynchrone
Zoiros et al. Study on the cascadability of a SOA-assisted Sagnac switch pair
US10326582B2 (en) Optical transmitter that includes optical modulator
Uchiyama et al. All-optical signal processing for 160 Gbit/s/channel OTDM/WDM systems
US8000605B2 (en) Synchronous OTDM: gapped clock creation and duty cycle multiplication
US7519299B2 (en) Optical signal regenerative repeater, optical gate control method, and optical signal regeneration method
US5822106A (en) Synchronization of digital systems using optical pulses and mdoulators
JP2546967B2 (ja) データ伝送システム
US20040120627A1 (en) Optical pulse stretcher for converting RZ optical data to NRZ optical data for a low jitter NRZ transmitter
JP2002031825A (ja) 光学式ｎｒｚ−ｒｚフォーマット変換器
WO1999055038A1 (fr) Reseau de communications optique
US7231109B1 (en) Ultrafast optical communications system with multiplexer and demultiplexer
US7202703B2 (en) Single stage level restore circuit with hold functionality
JP6710524B2 (ja) 光パケットの複製回路
JP2002236271A (ja) 光時分割多重装置
WO2005027379A3 (fr) Regenerateur de signal optique pour systemes de transmission a haut debit binaire
Gong et al. A time-division demultiplexer using differential microring samplers
EP1038208B1 (fr) Additionneur binaire
JPH0954752A (ja) 双方向バスの制御方式
JP6572176B2 (ja) ドライバ回路
JPH11231361A (ja) 非線形ループミラー

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06709617

Country of ref document: EP

Kind code of ref document: A1