WO2006062050A1 - 多値qamシンボルタイミング検出回路および多値qam通信信号受信機 - Google Patents
多値qamシンボルタイミング検出回路および多値qam通信信号受信機 Download PDFInfo
- Publication number
- WO2006062050A1 WO2006062050A1 PCT/JP2005/022277 JP2005022277W WO2006062050A1 WO 2006062050 A1 WO2006062050 A1 WO 2006062050A1 JP 2005022277 W JP2005022277 W JP 2005022277W WO 2006062050 A1 WO2006062050 A1 WO 2006062050A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- timing
- amplitude
- symbol
- sampling
- Prior art date
Links
- 238000004891 communication Methods 0.000 title claims description 48
- 238000005070 sampling Methods 0.000 claims abstract description 68
- 238000001514 detection method Methods 0.000 claims description 52
- 239000000872 buffer Substances 0.000 claims description 25
- 238000004364 calculation method Methods 0.000 claims description 7
- 230000003139 buffering effect Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 8
- 238000000605 extraction Methods 0.000 description 7
- 238000000034 method Methods 0.000 description 7
- 230000010355 oscillation Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 101100488882 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) YPL080C gene Proteins 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000013506 data mapping Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/38—Demodulator circuits; Receiver circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/38—Demodulator circuits; Receiver circuits
- H04L27/3845—Demodulator circuits; Receiver circuits using non - coherent demodulation, i.e. not using a phase synchronous carrier
- H04L27/3881—Demodulator circuits; Receiver circuits using non - coherent demodulation, i.e. not using a phase synchronous carrier using sampling and digital processing, not including digital systems which imitate heterodyne or homodyne demodulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/38—Demodulator circuits; Receiver circuits
- H04L27/389—Demodulator circuits; Receiver circuits with separate demodulation for the phase and amplitude components
Definitions
- the present invention relates to a multilevel QAM symbol timing detection circuit that detects symbol timing of a multilevel QAM communication signal that communicates information by amplitude phase modulation, and a multilevel QAM communication signal receiver including the same. .
- various modulation schemes are employed to transmit a large amount of information at the same speed with the same power.
- a symbol exists as a minimum unit for transmitting this information, and a communication frame is configured by arranging a plurality of these symbols in time series.
- the larger the amount of information that can be transmitted with one symbol the larger the amount of information that can be transmitted per predetermined time for the entire communication system.
- 16-level QAM communication signal hereinafter referred to as “16-level QAM communication signal”
- 4 bits of information are given to one symbol.
- the QAM modulation system also has multi-level QAM communication signals other than 16-level QAM communication signals, depending on the possible amplitude and phase settings.
- a unique word UW is first arranged in a communication frame in order to detect symbol timing, and a pilot symbol PS is arranged every predetermined number of symbols. For example, in a 16-value QAM communication signal used in Inmarsat, a unique symbol UW of 40 symbols is placed first, and a pilot symbol PS of 1 symbol is placed every 29 symbols!
- These unique word UW and pilot symbol PS are preset signals, and are usually set to signals that appear to be BPSK signals in order to make it easy to detect the symbol timing.
- Patent Document 1 and Patent Document 2 describe that a reference signal corresponding to a symbol timing signal is generated by a receiver, and the received multilevel QAM communication signal is received from the reference signal. And a symbol synchronizer for detecting symbol timing is disclosed.
- a predetermined threshold is set in advance, the amplitude of the received signal is compared with the threshold while observing the amplitude in time series, and the timing at which the time series characteristic curve of the amplitude crosses the line representing the threshold is symbol timing.
- a detection method is disclosed.
- Patent Document 1 Japanese Patent Laid-Open No. 2001-24562
- Patent Document 2 Japanese Patent Laid-Open No. 2001-24563
- Patent Document 3 Japanese Patent Laid-Open No. 2003-309613
- an object of the present invention is to detect symbol timing only with a multilevel QAM communication signal received without using a unique word UW or a pilot symbol PS and without using a preset reference signal or threshold.
- An object of the present invention is to provide a multi-level QAM symbol timing detection circuit capable of performing the above.
- Another object is to constitute a multi-level QAM communication signal receiver using this multi-level QAM symbol timing detection circuit.
- amplitude data of the multi-level QAM communication signal detected at a predetermined oversampling frequency is converted into one symbol period.
- Sampling point amplitude detection means for buffering in units and detecting amplitude data at each sampling timing according to the oversampling frequency, and amplitude data corresponding to each sampling timing within one symbol period for each predetermined period
- Amplitude data buffer means for each sampling timing buffered over a period of time amplitude histogram forming means for forming a histogram of amplitude data within a predetermined period stored for each amplitude data buffer means for each sampling timing, and the amplitude histogram forming means Resulting force most detected It is characterized by comprising: a symbol tie Mi ring detecting means for detecting the sampling timing corresponding to a high degree the amplitude data as a symbol timing, a.
- the multilevel QAM symbol timing detection circuit of the present invention includes an absolute value calculation means for generating an absolute value signal by calculating an absolute value of a multilevel QAM communication signal detected at a predetermined multiple oversampling frequency.
- the sampling point amplitude detection means detects the amplitude data using the absolute value signal of the multilevel QAM communication signal.
- amplitude data corresponding to each sampling timing in the multilevel QAM communication signal detected at a predetermined oversampling frequency is detected and buffered for each symbol length together with the sampling timing.
- an absolute value signal that can be sampled using an absolute value signal obtained by calculating an absolute value of a multilevel QAM communication signal detected at a predetermined oversampling frequency is used, the number of samples increases.
- Amplitude data for one symbol length unit is buffered by a predetermined number of symbols at each corresponding sampling timing, and a histogram of this buffered amplitude data is formed at each sampling timing.
- symbol timing is detected by detecting a timing at which this same amplitude detection frequency is high.
- the multi-level QAM symbol timing detection circuit of the present invention uses the I signal and the Q signal for the multi-level QAM communication signal detected at a predetermined multiple oversampling frequency, respectively, using the V and I signals.
- a histogram of amplitude data for each sampling timing is formed, and a histogram of amplitude data for each sampling timing is formed using the Q signal.
- a symbol is obtained from the amplitude data histogram for the I signal and the amplitude data histogram for the Q signal. It is characterized by detecting timing.
- the above-described histogram is formed for each of the I signal and the Q signal by utilizing the configuration of the multi-level QAM communication signal power signal and the Q signal.
- the symbol timing is the same for the Q signal as the I signal, the detected symbol timing should be the same even if the histogram of each signal is added. Therefore, adding these histograms effectively doubles the number of amplitude samples at each sampling timing, improving detection accuracy.
- the multi-level QAM communication signal receiver of the present invention includes the multi-level QAM symbol timing detection circuit described above, and uses the symbol timing signal output from the multi-level QAM symbol timing detection circuit. And a sampling means for down-sampling the multi-level QAM communication signal and a baseband demodulation means for demodulating the baseband multi-level Q AM signal sampled by the sampling means.
- the present invention it is possible to detect the symbol timing using only the received multilevel QAM communication signal. In other words, using a reference signal as before, or setting an appropriate threshold A multi-level QAM symbol timing detection circuit that detects symbol timing easily and reliably can be configured.
- a multi-level QAM communication signal receiver that reliably demodulates information transmitted by multi-level QAM modulation is configured. Can do.
- FIG. 1 is a block diagram showing a schematic configuration of a multilevel QAM symbol timing detection circuit according to an embodiment of the present invention.
- FIG. 2 is a block diagram showing a schematic configuration of the symbol timing detection circuit shown in FIG.
- FIG.3 Diagram showing integrated histogram of amplitude data
- FIG.4 Schematic diagram of eye pattern of absolute value signal of 16-value QAM communication signal
- 610 I signal histogram forming unit
- 620 Q signal histogram forming unit
- 611, 621 Absolute value calculating unit
- 612, 622 Timing amplitude extracting unit
- 613, 623 1 symbol length notifier
- 614a to 614n 624a 624n—Timing amplitude notch
- 615a to 615n 625a to 6 25 ⁇
- 630 Symbol timing detection unit
- 640 Histogram data adding unit
- 641a to 641n Additional signal adding unit
- a multilevel QAM symbol timing detection circuit will be described with reference to FIGS.
- a 16-level QAM symbol timing signal detection circuit using a 16-level QAM modulation signal as a multilevel QAM modulation signal will be described.
- FIG. 1 is a block diagram showing a schematic configuration of a 16-level QAM communication signal receiver including a symbol timing detection circuit according to the present embodiment.
- FIG. 2 is a block diagram showing a schematic configuration of the symbol timing detection circuit shown in FIG.
- the 16-value QAM communication signal receiver is composed of mixer 1, 2, ⁇ ⁇ 2 phase circuit 3, LPF4, 5, symposium Timing detection circuit 6, downsampling circuits 7a and 7b, and demodulator 8.
- the RF reception signal of the 16-value QAM-modulated communication signal is down-converted to an intermediate frequency and is distributed and input to mixer 1 and mixer 2 as a 16-value QAMIF signal.
- the voltage controlled oscillator (VCO) 10 is, for example, based on phase difference information obtained using a Costas loop circuit (not shown) including the VCO 10, and an I signal and a Q signal having a predetermined oversampling frequency.
- a local oscillation signal having a predetermined frequency is generated so as to be output from force amplifiers 1 and 2, and is output to mixer 1 and also to ⁇ 2 phase circuit 3.
- ⁇ ⁇ 2 phase circuit 3 shifts the phase of the input local oscillation signal by ⁇ ⁇ 2 and outputs it to mixer 2.
- the mixer 1 performs quadrature modulation of the input 16-value QAMIF signal with a local oscillation signal from the VCO 10, so that an I signal having a predetermined oversampling frequency (hereinafter simply referred to as "oversampling I signal"). Is output to the low pass filter (LPF) 4. L PF4 removes unnecessary harmonic components contained in the oversampling I signal and outputs it to the symbol timing detection circuit 6 as well as to the downsampling circuit 7a.
- oversampling I signal an I signal having a predetermined oversampling frequency
- mixer 2 performs quadrature modulation of the input 16-value QAMIF signal with a local oscillation signal that is controlled by ⁇ ⁇ 2 phase, so that a Q signal having a predetermined oversampling frequency (hereinafter simply referred to as “oversampling”). (Referred to as “Q signal”) and output to the low-pass filter (LPF) 5.
- LPF5 removes unnecessary harmonic components contained in the oversampling Q signal and outputs it to the symbol timing detection circuit 6 and also outputs it to the downsampling circuit 7b.
- the symbol timing detection circuit 6 also has hardware or software power to realize the configuration shown in FIG. 2, and an oversampling I signal, an oversampling Q signal, and a symbol timing that are input using a method described later. Is detected and the symbol timing signal is output to the downsampling circuits 7a and 7b.
- the downsampling circuit 7a synchronizes the oversampling I signal to which the LPF4 force is also input with the symbol timing signal output from the symbol timing detection circuit 6, and downsamples to sample the baseband I signal. Output the data to demodulator 8.
- the downsampling circuit 7b is connected to the oversampling input from LPF5.
- the pulling Q signal is synchronized with the symbol timing signal output from the symbol timing detection circuit 6, down-sampled at a predetermined sampling period, and the sampling data of the base band Q signal is output to the demodulator 8.
- the downsampling circuits 7a and 7b correspond to the “sampling means” of the present invention.
- the demodulator 8 demodulates information set by 16-value QAM modulation by a known method using the input sampling data of the baseband I signal and sampling data of the baseband Q signal.
- the demodulator 8 corresponds to the “baseband demodulation means” of the present invention.
- the symbol timing detection circuit 6 includes an I signal histogram formation unit 610, a Q signal histogram formation unit 620, a histogram data addition unit 640, and a symbol timing detection unit 630.
- the I signal histogram forming unit 610 includes an absolute value calculating unit 611, a timing amplitude extracting unit 612, a 1 symbol length buffer 613, timing amplitude buffers 614 & ⁇ 61411, and amplitude histogram forming units 615 & ⁇ 61511.
- the Q signal histogram forming unit 620 includes an absolute value calculating unit 621, a 1 symbol length buffer 622, a timing amplitude extracting unit 623, timing amplitude buffers 624a to 624 ⁇ , and amplitude histogram forming units 625a to 625n.
- timing amplitude extraction units 612 and 622 correspond to the “sampling point amplitude detection means” of the present invention
- the timing amplitude buffers 614a to 614n and 624a to 624n correspond to the “amplitude data buffer means for each sampling timing” of the present invention.
- amplitude histogram forming sections 615a to 615n, 625a to 625n force S Corresponds to the “amplitude histogram forming means” of the present invention.
- the processing contents of the I signal histogram forming unit 610 and the Q signal histogram forming unit 620 will be described.
- the I signal histogram forming unit 610 and the Q signal histogram forming unit 620 are substantially the same because the signal processing is substantially the same, except that the signal Q signal is a force Q signal that is a signal force signal to be processed. Description is omitted.
- the absolute value calculation unit 611 and the absolute value calculation unit 621 correspond to each other
- the timing amplitude extraction unit 612 and the timing amplitude extraction unit 622 correspond to each other.
- 1-symbol length buffer 613 and 1-symbol length buffer 623 correspond, and timing amplitude buffers 614a to 614n and timing amplitude buffers 624a to 624n correspond to each other.
- the amplitude histogram forming units 615 & ⁇ 61511 correspond to the amplitude histogram forming units 625 & ⁇ 62511.
- the absolute value calculation unit 611 When an oversampling I signal is input to the absolute value calculation unit 611 of the I signal histogram forming unit 610, the absolute value calculation unit 611 performs an absolute value calculation of the input oversampling I signal to obtain an absolute value signal. Is output to the timing amplitude extraction unit 612.
- Timing amplitude extraction section 612 buffers oversampling I signal sampling timing and amplitude data at this timing in one symbol length buffer 613 every one symbol length. Then, when the sampling timing and the amplitude data are buffered in the 1-symbol length buffer 613 for one symbol length, the timing amplitude extraction unit 612, the timing number corresponding to each sampling timing and the amplitude data corresponding to this number. Output to the timing amplitude buffers 614a to 614 ⁇ . Here, the timing number is sequentially updated every time the sampling timing is acquired. When the timing number is updated by one symbol length, it is initialized, and the timing number is repeatedly updated in the same manner. That is, the same timing number is output every symbol period.
- the timing amplitude buffers 614a to 614 ⁇ buffer amplitude data of specific timing numbers different from each other. For this reason, the timing amplitude buffers 614a to 614n are provided by the number obtained by dividing the period of one symbol length by the period of the oversampling frequency. In other words, for example, 9 timing amplitude buffers are provided for 9 times oversampling.
- the timing amplitude buffers 614a to 614 ⁇ buffer a predetermined number of amplitude data, they output these amplitude data to the amplitude histogram forming units 615a to 615 ⁇ , respectively.
- the number of amplitude data to be filtered that is, the time length of the received signal used for creating the histogram (corresponding to the “predetermined period” of the present invention) is determined by the symbol timing detector 630 described later.
- the timing may be set as appropriate so that the timing can be distinguished from other sampling timings.
- the predetermined period may be lengthened if there is a lot of noise and it is difficult to detect the symbol timing, and the predetermined period may be shortened if there is little noise and the symbol timing is easy to detect.
- Amplitude histogram forming sections 615a to 615 ⁇ form a histogram of input amplitude data.
- the occurrence frequency for each amplitude data is calculated and output to the histogram data adding unit 640.
- Histogram formation of amplitude data at each sampling timing is also performed on the oversampling Q signal.
- the histogram data adding unit 640 outputs the histogram of amplitude data output from each amplitude histogram forming unit 615a to 615n for the oversampling I signal and the amplitude histogram forming unit 625a to 625n for the oversampling Q signal.
- the amplitude data histogram is input to each of the adders 641a to 641n installed at each sampling timing and output to the symbol timing detection unit 630.
- the symbol timing detection unit 630 integrates the histograms of the amplitude data for each input sampling timing to form an integrated histogram of amplitude data as shown in FIG.
- FIG. 3 is a diagram showing an integrated histogram of amplitude data.
- Figure 3 shows the results of sampling with 9 times oversampling, ie, 9 sampling timings, and 8 amplitude resolutions including amplitude “0”.
- the number of samples m at each sampling timing is “32”.
- the sampling timing numbers CH1 to CH9 are arranged in time series in this order.
- the frequency of occurrence of the amplitude “3” at the sampling timing number CH1 is more prominent than the frequency of occurrence of the specific amplitude at the other sampling timing numbers CH2 to CH9.
- the frequency of occurrence of amplitude “1” at the sampling timing number CH1 is more prominent than the frequency of occurrence of amplitude “1” at the other sampling timing numbers CH2 to CH9.
- the same amplitude data is basically obtained at symbol timing, so the frequency of occurrence of the same amplitude data is higher than that at other sampling timings. Protruding.
- the symbol timing can be detected by detecting the sampling timing at which the same amplitude data is frequently generated.
- Symbol timing detector 6 detects symbol timing and detects symbol timing. A signal is generated and output to the downsampling circuits 7a and 7b as described above.
- a 16-level QAM communication signal receiver that reliably demodulates a 16-level QAM communication signal can be configured.
- the 16-value QAM communication signal is shown.
- the present invention is not limited to 16-value QAM, and the above-described configuration is applied to multi-value QAM in which data mapping is a square arrangement. And the above-described effects can be achieved.
- the histogram is formed using the I signal and the Q signal.
- the histogram may be formed using only the I signal or only the Q signal.
- the number of samplings is doubled compared to the case of using only one, so that the symbol timing can be detected with higher accuracy.
- timing amplitude extraction units 612 and 622 use amplitude data at each sampling timing.
- the sampling timing and amplitude data output to the timing amplitude buffers 614a to 614n and 624a to 624n are increased.
- the sampling number can be increased without changing the overall sampling time, and the sensitivity can be improved.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0711640A GB2435383B (en) | 2004-12-07 | 2005-12-05 | Multilevel QAM symbol timing detecting circuit and multilevel QAM comunication signal receiver |
US11/792,571 US7933362B2 (en) | 2004-12-07 | 2005-12-05 | Multilevel QAM symbol timing detector and multilevel QAM communication signal receiver |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-354375 | 2004-12-07 | ||
JP2004354375A JP2006166005A (ja) | 2004-12-07 | 2004-12-07 | 多値qamシンボルタイミング検出回路および多値qam通信信号受信機 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006062050A1 true WO2006062050A1 (ja) | 2006-06-15 |
Family
ID=36577877
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2005/022277 WO2006062050A1 (ja) | 2004-12-07 | 2005-12-05 | 多値qamシンボルタイミング検出回路および多値qam通信信号受信機 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7933362B2 (ja) |
JP (1) | JP2006166005A (ja) |
GB (1) | GB2435383B (ja) |
WO (1) | WO2006062050A1 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101388729B (zh) | 2007-09-14 | 2012-05-09 | 富士通株式会社 | 相位失衡监测装置、振幅失衡监测装置及使用它们的装置 |
JP2018196007A (ja) * | 2017-05-18 | 2018-12-06 | 日本電気株式会社 | ディジタル変調される信号の復調回路および変調回路 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11112589A (ja) * | 1997-09-29 | 1999-04-23 | Hitachi Denshi Ltd | シンボルタイミング再生方法及び装置 |
JPH11284676A (ja) * | 1998-03-27 | 1999-10-15 | Matsushita Electric Ind Co Ltd | シンボル識別点検出装置及び方法並びに該装置を備えた移動無線装置 |
JP2002084267A (ja) * | 2000-09-07 | 2002-03-22 | Mitsubishi Electric Corp | タイミング検出装置およびタイミング検出方法 |
JP2004201077A (ja) * | 2002-12-19 | 2004-07-15 | Matsushita Electric Ind Co Ltd | 復調装置及びそれを用いた受信装置 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5598439A (en) * | 1994-05-13 | 1997-01-28 | Hewlett-Packard Company | Method and apparatus for symbol clock phase recovery |
JPH10215289A (ja) * | 1996-06-04 | 1998-08-11 | Matsushita Electric Ind Co Ltd | 同期装置 |
EP0912010B1 (de) * | 1997-09-26 | 2008-12-31 | Micronas GmbH | Abtastregelkreis für einen Empfänger von digital übertragenen Signalen |
JP3518429B2 (ja) * | 1999-07-06 | 2004-04-12 | 双葉電子工業株式会社 | デジタルpll装置およびシンボル同期装置 |
JP3489493B2 (ja) | 1999-07-06 | 2004-01-19 | 双葉電子工業株式会社 | シンボル同期装置および周波数ホッピング受信装置 |
US6731697B1 (en) * | 2000-10-06 | 2004-05-04 | Cadence Desicgn Systems, Inc. | Symbol timing recovery method for low resolution multiple amplitude signals |
DE60143680D1 (de) * | 2000-11-01 | 2011-01-27 | Ntt Docomo Inc | Vorrichtung und Verfahren zur adaptiven Entzerrung |
KR100435494B1 (ko) * | 2001-11-21 | 2004-06-09 | 한국전자통신연구원 | 디지털 통신에서의 동기 수행 시스템 및 그 방법 |
KR100866867B1 (ko) * | 2002-02-27 | 2008-11-04 | 주식회사 엘지이아이 | 타이밍 복원 장치 |
JP2003309613A (ja) | 2002-04-16 | 2003-10-31 | Japan Radio Co Ltd | クロック位相制御方法 |
US7450655B2 (en) * | 2003-07-22 | 2008-11-11 | Intel Corporation | Timing error detection for a digital receiver |
US7697641B2 (en) * | 2004-06-28 | 2010-04-13 | L-3 Communications | Parallel DSP demodulation for wideband software-defined radios |
-
2004
- 2004-12-07 JP JP2004354375A patent/JP2006166005A/ja active Pending
-
2005
- 2005-12-05 WO PCT/JP2005/022277 patent/WO2006062050A1/ja active Application Filing
- 2005-12-05 GB GB0711640A patent/GB2435383B/en active Active
- 2005-12-05 US US11/792,571 patent/US7933362B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11112589A (ja) * | 1997-09-29 | 1999-04-23 | Hitachi Denshi Ltd | シンボルタイミング再生方法及び装置 |
JPH11284676A (ja) * | 1998-03-27 | 1999-10-15 | Matsushita Electric Ind Co Ltd | シンボル識別点検出装置及び方法並びに該装置を備えた移動無線装置 |
JP2002084267A (ja) * | 2000-09-07 | 2002-03-22 | Mitsubishi Electric Corp | タイミング検出装置およびタイミング検出方法 |
JP2004201077A (ja) * | 2002-12-19 | 2004-07-15 | Matsushita Electric Ind Co Ltd | 復調装置及びそれを用いた受信装置 |
Also Published As
Publication number | Publication date |
---|---|
US20080075192A1 (en) | 2008-03-27 |
GB2435383B (en) | 2009-04-01 |
GB2435383A (en) | 2007-08-22 |
US7933362B2 (en) | 2011-04-26 |
GB0711640D0 (en) | 2007-07-25 |
JP2006166005A (ja) | 2006-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5862191A (en) | Digital communications receiver that includes a timing recovery device | |
WO2006062050A1 (ja) | 多値qamシンボルタイミング検出回路および多値qam通信信号受信機 | |
KR100510690B1 (ko) | 디지털 티브이 수신기 및 심볼 클럭 복구 장치 | |
JP3613429B2 (ja) | ディジタル変調方式の変調システムのディジタル信号適応判定エラー検出回路及び方法 | |
KR100725486B1 (ko) | 통신기기용 타이밍 동기 검출 장치와 방법 및 이를 적용한 통신기기 | |
JP2006504302A (ja) | Qam復調器を調節するための補助シンボルを生成する方法および回路 | |
US6603368B1 (en) | High data rate vector demodulator | |
JP3973332B2 (ja) | ディジタル変復調の同期方式 | |
KR20040046168A (ko) | 다중레벨 변조 기법을 위한 타이밍 동기루프 제어 장치를이용한 심볼 타이밍 동기 장치 및 그 방법 | |
JP3731496B2 (ja) | 直交周波数分割多重信号受信装置及び直交周波数分割多重信号受信方法 | |
JPH06232930A (ja) | クロック再生回路 | |
KR100438519B1 (ko) | 순방향 구조로 심볼 타이밍을 추정하는 수신 시스템 및 그타이밍 추정방법 | |
KR100316026B1 (ko) | 멀티 레벨 데이터 전송을 위한 심볼 타이밍 에러의 판별 및 복원 장치 | |
KR100333706B1 (ko) | 고속 및 저잡음을 위한 심볼 타이밍 에러의 판별 및 복원 장치 | |
JP2003218967A (ja) | タイミング同期方法 | |
JP3049587B2 (ja) | 復調装置 | |
KR100459142B1 (ko) | 디지털 티브이의 심볼 클럭 복구 장치 | |
US20020048328A1 (en) | Clock regenerator for use in demodulating digital modulated signals | |
KR100330236B1 (ko) | 무선통신시스템에서 수신단의 타이밍 복구회로 | |
JP4595211B2 (ja) | ディジタル復調装置 | |
KR100939715B1 (ko) | 디지털 tv 수신기 및 신호 처리 방법 | |
JP2003234791A (ja) | シンボルタイミング検出方法 | |
KR20010064087A (ko) | 저잡음 및 고속의 심볼 타이밍 복원 동작을 위한직각증폭변조 복조기 | |
JP2003512765A (ja) | デジタル変調された受信信号の測定用復調と変調誤り測定のための装置 | |
JP2000312232A (ja) | クロック同期回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 11792571 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 0711640 Country of ref document: GB Kind code of ref document: A Free format text: PCT FILING DATE = 20051205 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 0711640.3 Country of ref document: GB |
|
REG | Reference to national code |
Ref country code: GB Ref legal event code: 789A Ref document number: 0711640 Country of ref document: GB |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 05811648 Country of ref document: EP Kind code of ref document: A1 |
|
WWP | Wipo information: published in national office |
Ref document number: 11792571 Country of ref document: US |