WO2006022334A1 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- WO2006022334A1 WO2006022334A1 PCT/JP2005/015444 JP2005015444W WO2006022334A1 WO 2006022334 A1 WO2006022334 A1 WO 2006022334A1 JP 2005015444 W JP2005015444 W JP 2005015444W WO 2006022334 A1 WO2006022334 A1 WO 2006022334A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- copper
- palladium
- wafer
- copper wiring
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/425—Barrier, adhesion or liner layers
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/1601—Process or apparatus
- C23C18/1633—Process of electroless plating
- C23C18/1646—Characteristics of the product obtained
- C23C18/165—Multilayered product
- C23C18/1651—Two or more layers only obtained by electroless plating
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/31—Coating with metals
- C23C18/38—Coating with copper
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/54—Contact plating, i.e. electroless electrochemical plating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/46—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a liquid
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
- H10W20/037—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics the barrier, adhesion or liner layers being on top of a main fill metal
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/042—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers the barrier, adhesion or liner layers being seed or nucleation layers
- H10W20/044—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers the barrier, adhesion or liner layers being seed or nucleation layers for electroless plating
Definitions
- the present invention relates to a method of manufacturing a semiconductor device that includes a copper wiring embedded in an insulating film and on which a noria film is formed by electroless plating.
- the surface of the insulating film in which the recess for embedding the wiring is formed is a barrier material such as tantalum nitride or titanium nitride ( Copper (Cu) for wiring is buried on it, and the surface is polished by a polishing process called CMP (Chemical Mechanical Polishing), so that copper and barrier in parts other than the recesses are covered. The material is removed. Then, an insulating film at the next stage is formed so as to close the upper part of the recess.
- CMP Chemical Mechanical Polishing
- next-stage insulating film is formed as it is on the copper wiring, copper diffuses into the insulating film. Therefore, it is necessary to form a noria film on the upper surface of the buried copper.
- silicon nitride, silicon carbide, silicon nitride carbide, or the like has been used as this noria film.
- SiOC film carbon-containing silicon oxide film
- this noria film also serves as an etching stover at the time of etching.
- a noria film formed of silicon nitride, silicon carbide, silicon nitride carbide, or the like has low adhesion to copper. For this reason, for example, when current flows through the copper wiring, As shown in the figure, the adhesiveness is poor, and the noria film 110 cannot physically hold the copper (copper atom) of the copper wire 101, and the copper atom moves to the interface with the noria film 110. In some cases, a space 111 called a void is formed. The copper atoms on the surface of the part where the space 111 is formed and no longer in contact with the noria film 110 are more easily moved.
- 112 is a barrier material
- 113 is a SiOC film which is one of insulating films.
- adhesion film adhesion film
- electroless plating for example, JP 2001—230220 (see paragraphs 0012-0015).
- a hydrochloric acid solution of palladium chloride is supplied to the surface of the semiconductor substrate on which the copper wiring is formed, and the upper surface force of the copper wiring is utilized by utilizing the difference in ionization tendency between copper and palladium.
- Substitution with S palladium forms a catalytically active layer.
- an electroless plating solution is supplied to the surface of the semiconductor substrate in place of the hydrochloric acid solution, and the CoWP (CoWP ( Adhesion layers such as cobalt tungsten containing phosphorus and NiWP (nickel tungsten containing phosphorus) are formed.
- a noria film 110 is formed on the upper surface of the adhesion layer. That is, the above publication describes that after the copper wiring is formed, the upper surface of the copper wiring is subjected to a sticking process to form an adhesion layer, and this adhesion layer is formed by adhesion between copper and the barrier film 110. It has the role of preventing the copper from diffusing into the insulating film.
- the space 111 due to crevice corrosion remains unfilled even if an adhesion layer is formed. That is, a space 111 is formed between the noria material 112 and the copper wiring 101. As described above, the space 111 can cause deterioration of electrical characteristics and disconnection.
- the line width of the copper wiring 1 is, for example, 65 nm or less, and further 45 nm or less.
- the line width is large, a decrease in electrical characteristics caused by the formation of the space 111 is rarely a problem.
- the line width is small as described above, the ratio to the line width increases even in a space of the same size, so the degree of reduction in electrical characteristics is large. For example, the wire breakage may occur after several tens of hours of use, and the fact is that the influence of the space 111 cannot be ignored.
- Japanese Patent Application Laid-Open No. 7-183327 (paragraph 0020) describes a palladium aqueous solution before electroless nickel plating is performed on the surface of aluminum which is an input / output terminal of a semiconductor chip. It is described that the pretreatment is performed.
- the publication discloses that an organic acid palladium such as palladium citrate is used as a noradium aqueous solution.
- an organic acid palladium such as palladium citrate is used as a noradium aqueous solution.
- the present invention has been devised to pay attention to the above problems and to effectively solve them. It is an object of the present invention to suppress etching of the surface of the copper wiring and replace the surface of the copper wiring embedded in the recess formed in the insulating film with good electrical characteristics over a long period of time. Another object of the present invention is to provide a semiconductor device manufacturing method capable of manufacturing a semiconductor device that can be maintained.
- a method for manufacturing a semiconductor device of the present invention includes a step of etching a dielectric film to form a recess, a step of embedding copper in the recess to form a copper wiring, and a solution of an organic acid having a carboxyl group. Using a displacement plating solution formed by dissolving palladium, the step of depositing the surface of copper embedded in the recesses with palladium, and the electroless plating solution on the surface of the copper substituted with palladium. And a step of forming an adhesion layer using the method.
- a method for manufacturing a semiconductor device comprising:
- the copper surface embedded in the recess is, for example, the surface of a damascene copper wiring.
- the organic acid preferably contains at least one of malic acid and malonic acid.
- the method for manufacturing a semiconductor device of the present invention may further include a step of interposing a noria material containing a metal different from copper between the copper wiring and the insulating film.
- the surface of the copper wiring is attached to the surface of the copper wiring by using a replacement adhesive solution obtained by dissolving palladium in a solution of an organic acid having a carboxyl group. Due to the small repulsive force, copper is less likely to be etched on the surface of the copper wiring, particularly at the interface with the noria material, when the copper is replaced with radium. For this reason, as a result of less space (gap) being formed between the barrier material and the copper wiring, a semiconductor device having a copper wiring that can maintain good electrical characteristics over a long period of time is manufactured. can do.
- the organic acid having a carboxyl group is selected. It is possible to remove this acid film without dissolving it. For this reason, palladium can be uniformly deposited on the upper surface of the copper wiring, and as a result, an adhesive layer having high adhesion can be uniformly formed on the surface of the copper wiring by utilizing the catalytic action of the palladium. it can. For this reason, it is possible to suppress the diffusion of copper into the substrate, and more reliably maintain good electrical characteristics over a long period of time.
- FIG. 1A to FIG. 1D are explanatory views showing the state of a wafer processed by the semiconductor device manufacturing method of the present invention.
- FIG. 2A to FIG. 2D are explanatory views showing the state of a wafer processed by the semiconductor device manufacturing method of the present invention.
- FIG. 3 is an explanatory view showing a state of the surface of a wafer to be replaced.
- FIG. 4 is a longitudinal sectional view showing an example of an apparatus used for carrying out the method for manufacturing a semiconductor device of the present invention.
- FIG. 5 shows SEM imaging results of the surface of the wafer after the noradium substitution plating was carried out in an example carried out to confirm the effect of the present invention.
- FIG. 6 is a result of SEM imaging of the surface of the wafer after the adhesion layer was formed in the example performed to confirm the effect of the present invention.
- FIG. 7 is a SEM imaging result of the surface of the wafer after the noradium substitution plating was performed in the comparative example performed to confirm the effect of the present invention.
- FIG. 8 is a result of SEM imaging of the surface of the wafer after the adhesion layer was formed in a comparative example performed to confirm the effect of the present invention.
- FIG. 9 is an explanatory view showing a state in which a space has been formed between the copper wiring and the barrier material.
- FIG. 10 is an explanatory view showing a state of a copper wiring replaced with a hydrochloric acid solution of palladium.
- FIGS. 1A to 1D and FIGS. 2A to 2D A method for manufacturing a semiconductor device according to an embodiment of the present invention will be described with reference to FIGS. 1A to 1D and FIGS. 2A to 2D. 1A to 1D and 2A to 2
- D is a cross-sectional view of the surface portion of the semiconductor device.
- a semiconductor wafer (hereinafter referred to as “wafer”) W which is a substrate to be processed on which a semiconductor device is formed, will be described.
- an etch stopper layer is formed on the upper surface of, for example, a silicon oxide film (SiO 2) 20 as an underlying insulating film on the surface portion of the wafer W.
- a silicon nitride film (SiN) 22 having a thickness of 400 A is formed.
- any of these films can be formed by a plasma film forming process. More specifically, each film is formed by placing the wafer w in an evacuated vacuum container and supplying a predetermined deposition gas for each film into the vacuum container to form a plasma.
- CF gas or CF gas is etched on the wafer W as shown in FIG. 1A.
- the SiOC film 21 is etched into a predetermined pattern.
- the underlying SiN film 22 acts as an etching stopper.
- Figure 1 As shown in B, in the SiOC film 21, a recess (contact hole) 200 having a line width of 64 nm or less, preferably 45 nm or less, for embedding copper for wiring is formed.
- the surface force of the SiOC film 21 including the recess 200 is covered with a noria material (barrier metal) 24 such as tantalum nitride or titanium nitride.
- a noria material (barrier metal) 24 such as tantalum nitride or titanium nitride.
- copper is embedded in the recess 200, for example, by sputtering.
- CMP polishing in which free particles are supplied to the surface and chemically polished, the copper and the barrier material 24 in portions other than the recesses 200 are removed as shown in FIG. 1D.
- the copper wiring 25 is formed in the recess 200.
- a substitution squeezed solution prepared by dissolving palladium in a solution of an organic acid having a carboxyl group for example, a solution of an organic acid containing at least one of malic acid or malonic acid is prepared.
- palladium is selectively deposited on the upper surface of the copper wiring 25 by supplying the replacement plating solution onto the surface of the wafer W in FIG. 1D.
- palladium does not precipitate on the SiOC film 21 and the barrier material 24 in the surface of the wafer W. That is, palladium is selectively deposited on the upper surface of the copper wiring 25.
- a noradium film 26 is formed (with palladium substitution).
- an aqueous organic acid solution can be produced by adding a predetermined amount of an organic acid to a solvent such as water. While adjusting the temperature of this organic acid aqueous solution to, for example, 60 ° C., for example, powdery palladium sulfate is added and dissolved so as to have, for example, 0.1 lgZ liter, whereby a suitable replacement squeezing solution can be obtained.
- concentration of the organic acid is increased, the complex formation reaction in which the organic acid reacts with palladium to form a complex is promoted, and the precipitation of palladium is suppressed.
- the concentration of the organic acid is preferably set to a concentration that does not promote the complex formation reaction, specifically 15 to 25 gZ liters.
- Such a substitution squeeze solution is adjusted to a predetermined temperature, for example, a temperature selected within a range from room temperature to 60 ° C, and is tempered to the same temperature as the replacement squeeze solution, for example. Supplied to the surface of the wet Ueno, W.
- a predetermined temperature for example, a temperature selected within a range from room temperature to 60 ° C
- the redox potential is small at the interface between the copper wiring 25 and the substitution solution, and the copper is redox potential.
- the received palladium is deposited on the surface of the copper wiring 25.
- a natural oxide film copper oxide
- the natural oxide film is dissolved by the presence of the carboxyl group.
- the surface of the copper wiring 25 is selectively plated with palladium.
- a palladium film 26 having a thickness of 10 A is formed. Since the catalyst activity is high, the surface of the copper wiring 25 is activated.
- the palladium substitution suffices to deposit an amount of noradium that acts as a catalyst for forming the adhesion layer described later.
- the term “noradium film 26” is used. However, in practice, even if palladium is not formed on a film that covers the entire upper surface of the copper wiring 25, an amount of palladium that acts as a catalyst is present. It should be deposited.
- a cleaning liquid such as pure water is supplied to the surface of the wafer W, and the surface of the wafer W is cleaned.
- a predetermined electroless plating solution for forming an adhesion layer (hereinafter referred to as “treatment solution” for convenience of explanation) is supplied to the surface of the wafer W.
- palladium deposited on the surface in the process acts as a catalyst, and the surface of the copper wiring 25 is made of an alloy containing phosphorus (P) selectively, for example, an adhesion layer such as NiWP, NiP, CoP, CoWP 27 Is formed.
- the adhesion layer 27 has a film thickness of 100 to 200 A, for example.
- the treatment liquid is a metal salt containing the components that form the adhesion layer 27 (first metal salt and second metal salt in the case of an alloy), and metal ions precipitate as hydroxides under strong alkalinity. It contains a complexing agent for complexing metals, a reducing agent for catalytically reducing and precipitating metal ions, and a pH adjusting agent for adjusting the pH of the liquid. For example, depending on the type of adhesion layer 27 to be formed, at least one of the components listed below as the metal salt, complexing agent, reducing agent, and pH adjusting agent is selected, and a solvent such as A treatment liquid can be prepared by adding to pure water at a predetermined ratio.
- the first metal salt can be selected from, for example, cobalt sulfate, cobalt chloride, nickel sulfate, and nickel chloride.
- the second metal salt for example, tungstic acid, sodium tungstate, and ammonium tungstate can be selected.
- the complexing agent may be selected from, for example, citrate and sodium citrate.
- the reducing agent may be selected from, for example, hypophosphorous acid, sodium hypophosphite, and ammonium hypophosphite power.
- the pH adjuster may be selected from sodium hydroxide and TMAH (tetramethylammonium hydroxide).
- a stabilizer such as boric acid, carbonic acid, or oxycarboxylic acid may be added.
- additives such as thiosulfuric acid and 2-MBT may be added to promote or suppress the deposition of the plating film, or to modify the plating film.
- a surfactant such as polyalkylene glycol or polyethylene glycol may be added in order to reduce the surface tension of the plating solution so that the plating solution is uniformly disposed on the surface of the wafer W. .
- Such a processing liquid is temperature-controlled at a predetermined temperature, for example, a temperature selected within a range of 60 to 90 ° C.
- a predetermined temperature for example, a temperature selected within a range of 60 to 90 ° C.
- the wafer W in a state where the temperature is adjusted to the same temperature as the processing liquid. Supplied on the surface.
- palladium acts as a catalyst on the surface of the copper wiring 25 with the radium substitution, and the metal ions in the treatment liquid are deposited, for example, an adhesion layer 27 having a film thickness of 100 to 200 A is formed. .
- the wafer W is cleaned using a cleaning liquid such as pure water, and the wafer W is further dried.
- a silicon nitride film 28 is formed on the surface of Ueno and W (see FIG. 2C), and further, for example, a SiOC film 21 is formed on the upper surface as an insulating film of the next stage (see FIG. 2). (See 2D).
- the above-described processing is performed on the SiOC film 21 in substantially the same manner. As a result, the next-stage copper wiring is formed.
- a replacement sticking solution prepared by dissolving, for example, palladium sulfate in a solution of an organic acid having a carboxyl group is prepared, and the replacement sticking solution is used as a wafer.
- the organic acid having a carboxyl group has a relatively small oxidizing power, even in a region where the copper wiring 25 is in contact with the barrier material 24 (the noria material can be a different metal from copper) It is unlikely that crevice corrosion will occur at the contact surface (interface) during copper displacement plating and copper will be dissolved. In other words, a space (corresponding to space 111) is formed between Noria 24 and copper wiring 25. It is rarely made. As a result, it is possible to manufacture a semiconductor device including the copper wiring 25 that can maintain good electrical characteristics over a long period of time.
- an organic acid having a carboxyl group for example, malate or malonic acid
- an organic acid having a carboxyl group has an action of dissolving copper oxide. Therefore, for example, even if the wafer W before being replaced with palladium is exposed to an oxygen-containing atmosphere and a natural oxide film is formed on the upper surface of the copper wiring 25, the copper wiring 25 is not removed at the time of replacing with nitrogen. Only the natural acid film can be dissolved and removed without melting.
- palladium substitution is performed by utilizing the difference in ionization tendency between copper and palladium, so that the surface of the copper wiring 25 is covered with an acid film (acid copper). In some cases, the transfer of electrons between copper and palladium is suppressed, and the deposition of palladium may not proceed.
- the palladium substitution reaction proceeds while removing the copper oxide from the carboxyl group contained in the substitution plating solution.
- Palladium can be deposited well on the surface.
- means and management for preventing the natural oxide film from being formed on the wafer W so as not to be exposed to an atmosphere containing oxygen can be simplified or omitted.
- Such an acid tends to crevice the copper at the interface with the barrier material 24 (the present inventors have found that for oxalic acid, and when palladium has been dissolved for a long time, palladium precipitates in the solution. To make sure) In other words, when palladium displacement plating is applied to copper wiring, there is a trade-off between suppressing copper etching (corrosion) and stably dissolving noradium.
- the inventors of the present invention paying attention to this point, have intensively studied the selection of an organic acid that does not dissolve copper while dissolving palladium, and has reached the present invention.
- an organic acid solution having a low acidity is selected as a palladium solvent.
- the etching of the copper wiring can be suppressed, while the noradium substitution plating can be performed stably.
- the present invention does not exclude the inclusion of hydrochloric acid or sulfuric acid in the replacement sachet at the time of filing the present application. If the base of the solution is an organic acid, a trace amount of hydrochloric acid or sulfuric acid may be contained as an additive. Even with such a substitution solution, the same effect as in the above embodiment can be obtained.
- the back surface side force is also supported horizontally by the plurality of support tongues 30 of the wafer chuck 3 that constitutes the substrate support portion of the peripheral portion of the wafer W that is a semiconductor device.
- a central portion of the bottom plate of the wafer chuck 3 is connected to a rotation driving unit, for example, a hollow motor 32 via a cylindrical rotating shaft 31, for example.
- the substrate chuck 3 is configured to be rotatable about the vertical axis while supporting the wafer W.
- the inner region surrounded by the plurality of support tongues 30 of the wafer chuck 3 can be opposed to the back surface of the wafer W through a gap and has, for example, a temperature control plate having substantially the same size as the wafer W.
- 33 is provided to be movable up and down.
- the temperature adjustment plate 33 includes a heating means (not shown) such as a heater inside.
- the temperature control plate 33 is supported at the center on the back surface side thereof by, for example, a tubular support member 34 that is suspended.
- the lower side of the support member 34 is connected to an elevating unit (not shown) for elevating the temperature adjustment plate 33.
- a discharge port 35 is formed.
- the discharge port 35 includes a liquid flow path 36 which is an internal space of the tubular support member 34, and a liquid supply path 37 connected to the liquid flow path 36, for example, a supply source of the temperature adjusting liquid via a pipe. Connected with 38.
- a flow rate adjusting unit and a valve can be provided in the middle of the liquid supply path 37.
- the side of the wafer W supported by the wafer chuck 3 is surrounded so as to receive liquid.
- a cup body 4 is provided to be movable up and down.
- a drain discharge port 41 is provided at the bottom of the cup body 4 for discharging the liquid spilled from the wafer W as a drain.
- a power cup body 4 that is not shown is provided around the periphery of the force cup body 4 and is provided with a housing that forms an apparatus exterior body. The active gas will be filled!
- the upper surface side of the wafer W supported by the wafer chuck 3 is opposed to the surface of the wafer W through a gap in the range of 0.1 to 2 mm, for example, and is the same as the Ueno and W.
- a liquid supply plate 5 having a size larger than that of the wafer W is provided to be movable up and down.
- the liquid supply plate 5 includes heating means (not shown) such as a heater.
- a plurality of discharge holes 51 for supplying either the processing liquid or the cleaning liquid to the surface of the wafer W are uniformly formed in the surface of the liquid supply plate 5.
- the liquid supply plate 5 is provided with a liquid storage section (not shown) for supplying the treatment liquid and the cleaning liquid to the discharge holes 51.
- a liquid supply path 52 for example, one end of a pipe is connected to the liquid reservoir.
- the other end of the liquid supply path 52 is connected to a processing liquid supply source 53 and a cleaning liquid supply source 54, respectively.
- a flow rate adjusting unit and a valve are provided in the middle of the liquid supply path 52.
- reference numeral 55 denotes a switching unit for switching the flow path of the processing liquid and the cleaning liquid, for example, a three-way valve operated by a control unit (not shown).
- the length (diameter) of the wafer W is more than half the width (diameter), that is, more than the radius
- a liquid supply nozzle 6 having a slit-like discharge port 60 formed in a length is provided so as to be movable up and down and back and forth.
- the liquid supply nozzle 6 is connected to a replacement liquid supply source 62 via a supply path 61 such as a pipe.
- a flow rate adjusting unit and a valve are provided in the middle of the supply path 61.
- the width of the wafer W for supplying a drying gas for example, an inert gas such as nitrogen whose temperature and humidity are adjusted, to the surface of the wafer W is provided.
- the liquid supply plate 5 is set to its raised position and the cup body 4 is set to its lowered position so that it does not interfere with the wafers W and W that are carried in and out of the apparatus by a substrate transfer arm (not shown). .
- a wafer W as shown in FIG. 1D is loaded. Wafer W is transferred to wafer chuck 3 and held in a horizontal position.
- the cup body 4 moves to its raised position (the position shown in FIG. 4). Further, the temperature adjusting plate 33 heated to a predetermined temperature by the internal heater 33 force rises to a position of a separation distance of 0.1 to 2 mm, for example, with respect to the back surface of the wafer W, and is discharged from the discharge port 35 formed on the front surface.
- the temperature adjustment liquid adjusted to a predetermined temperature is discharged toward the back surface of the wafer W.
- the temperature adjusting liquid supplied to the back surface of the wafer W spreads over the entire back surface of the wafer W by spreading the gap between the wafer W and the temperature control plate 33 from the center to the outside. As a result, the wafer W is adjusted to a predetermined temperature, for example, a temperature selected within a range from room temperature to 60 ° C.
- the arrangement of the liquid supply nozzle 6 is set so that the projected region of the slit-like discharge port 60 is set at a position straddling the outer edge of the central force of the wafer W, for example.
- the displacement squeezing liquid force adjusted to a predetermined temperature for example, the same temperature as the wafer W, is discharged toward the surface of the wafer W at a predetermined flow rate.
- the wafer W is rotated by the hollow motor 32 at least once around the vertical axis. As a result, the replacement plating solution is supplied to the entire surface of the wafer W.
- the liquid supply nozzle 6 that stopped discharging moves backward.
- the state force with the replacement liquid on the surface is maintained for a predetermined time, for example, 30 seconds.
- the substitution reaction of copper and palladium proceeds, and the palladium layer 26 is formed on the upper surface of the copper wiring 25.
- the liquid supply plate 5 heated to a predetermined temperature by an internal heater is lowered to the predetermined height position.
- a cleaning liquid adjusted to a predetermined temperature for example, 60 to 90 ° C.
- a predetermined temperature for example, 60 to 90 ° C.
- the liquid cleaning liquid discharged from the discharge holes 51 of the liquid supply plate 5 is switched to the processing liquid.
- the cleaning liquid on the surface of the wafer W is replaced with the processing liquid.
- the gap between the wafer W and the liquid supply plate 5 is filled with the processing liquid by the surface tension of the processing liquid.
- the state in which the processing liquid is accumulated on the surface is held for a predetermined time, for example, 60 seconds.
- the electroless plating reaction proceeds by the catalytic action of palladium, and the adhesion layer 27 is formed on the upper surface of the copper wiring 25 (the upper surface of the palladium layer 26).
- the liquid discharged from the discharge holes 51 is switched again to the cleaning liquid, and the processing liquid is removed from the surface of the wafer W. That is, the surface of the wafer W is cleaned.
- the arrangement of the gas supply nozzle 7 is set so that the projection area of the slit-like discharge port 70 is set at a position where, for example, the central force of the wafer W also straddles the outer edge.
- the drying gas whose temperature and humidity are adjusted is discharged from the discharge port 70.
- the wafer W is rotated at high speed around the vertical axis by the hollow motor 32. As a result, spin drying is performed to shake off the liquid. That is, the wafer W is dried.
- the dried wafer W (corresponding to FIG. 2B) is also unloaded by a substrate transfer arm (not shown) and transferred to a device for processing the next process.
- Each process performed in the semiconductor device manufacturing apparatus described above can be controlled by the computer device 80.
- the program executed in the computer device 80 for the control and the computer-readable recording medium including the program are also subject to protection in this case.
- Example 1 In this example, palladium substitution plating was performed using the above-mentioned substitution plating solution. Thereafter, the wafer was washed with water, and further a processing solution was supplied, and an adhesion layer 27 was formed by electroless plating. Details of the test conditions are as follows.
- Figure 5 shows the SEM imaging results of the surface of the wafer W after the palladium replacement plating.
- Figure 6 shows the SEM imaging results of the surface of the wafer W after the adhesion layer 27 is formed.
- Fig. 7 shows the SEM imaging results of the surface of wafer W after the palladium replacement plating.
- Figure 8 shows the SEM imaging results of the surface of the wafer W after the adhesion layer 27 is formed.
- Example 1 after the palladium substitution staking, the copper wiring 25 is not etched, and no space is formed at the interface with the noria material 24.
- Example 1 substitution solution obtained by dissolving palladium in malic acid
- the copper wiring 25 can be prevented from being etched at the time of palladium replacement and copper wiring. It was confirmed that the formation of a space between 25 and the barrier material 24 was significantly suppressed.
- the substitution squeezing solution of Example 1 was supplied to the wafer W that was exposed to the air atmosphere and formed with a natural acid film on the surface. .
- the copper was not etched on the surface of the copper wiring 25 after the treatment and that the oxide film was removed. That is, if an organic acid having a carboxyl group is selected, it is confirmed that even if an acid film is formed on the surface of the copper wiring 25, the oxide film can be removed and palladium can be deposited. did it.
Landscapes
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Electrochemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Chemically Coating (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004246955A JP2006063386A (ja) | 2004-08-26 | 2004-08-26 | 半導体装置の製造方法 |
| JP2004-246955 | 2004-08-26 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2006022334A1 true WO2006022334A1 (ja) | 2006-03-02 |
Family
ID=35967541
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2005/015444 Ceased WO2006022334A1 (ja) | 2004-08-26 | 2005-08-25 | 半導体装置の製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP2006063386A (ja) |
| WO (1) | WO2006022334A1 (ja) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104066267A (zh) * | 2014-06-03 | 2014-09-24 | 深圳市创智成功科技有限公司 | 铜基材的化学镀层结构及其工艺 |
| CN104112701A (zh) * | 2013-04-18 | 2014-10-22 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其制造方法 |
| WO2015074703A1 (en) * | 2013-11-21 | 2015-05-28 | Heraeus Deutschland GmbH & Co. KG | Coated wire for bonding applications |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5105137B2 (ja) * | 2006-04-25 | 2012-12-19 | 日立化成工業株式会社 | 銅箔を有する基板の製造方法及び銅箔を有する基板 |
| JP5109399B2 (ja) * | 2006-09-06 | 2012-12-26 | 日立化成工業株式会社 | 銅の表面処理方法 |
| JP5109400B2 (ja) * | 2006-09-08 | 2012-12-26 | 日立化成工業株式会社 | 銅表面処理液セット、これを用いた銅の表面処理方法、銅、配線基板および半導体パッケージ |
| JP5105162B2 (ja) * | 2007-10-01 | 2012-12-19 | 日立化成工業株式会社 | 銅表面の処理方法 |
| US8043976B2 (en) | 2008-03-24 | 2011-10-25 | Air Products And Chemicals, Inc. | Adhesion to copper and copper electromigration resistance |
| CN102605359A (zh) * | 2011-01-25 | 2012-07-25 | 台湾上村股份有限公司 | 化学钯金镀膜结构及其制作方法、铜线或钯铜线接合的钯金镀膜封装结构及其封装工艺 |
| JP6169500B2 (ja) * | 2014-01-31 | 2017-07-26 | 東京エレクトロン株式会社 | 無電解めっき方法、無電解めっき装置および記憶媒体 |
| US20240222142A1 (en) * | 2022-12-28 | 2024-07-04 | Applied Materials, Inc. | Efficient autocatalytic metallization of polymeric surfaces |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04215855A (ja) * | 1990-04-02 | 1992-08-06 | Nippondenso Co Ltd | 触媒処理液、触媒担持方法及び導体形成方法 |
| JPH04365877A (ja) * | 1991-06-13 | 1992-12-17 | Ishihara Chem Co Ltd | 銅系素材上への選択的無電解めっき方法 |
| JPH0677626A (ja) * | 1992-08-25 | 1994-03-18 | Nippondenso Co Ltd | めっき回路形成方法 |
| JP2001230220A (ja) * | 2000-02-18 | 2001-08-24 | Sony Corp | 半導体装置の製造方法 |
| JP2004200191A (ja) * | 2002-12-16 | 2004-07-15 | Sony Corp | 半導体装置の製造方法および半導体製造装置 |
-
2004
- 2004-08-26 JP JP2004246955A patent/JP2006063386A/ja active Pending
-
2005
- 2005-08-25 WO PCT/JP2005/015444 patent/WO2006022334A1/ja not_active Ceased
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04215855A (ja) * | 1990-04-02 | 1992-08-06 | Nippondenso Co Ltd | 触媒処理液、触媒担持方法及び導体形成方法 |
| JPH04365877A (ja) * | 1991-06-13 | 1992-12-17 | Ishihara Chem Co Ltd | 銅系素材上への選択的無電解めっき方法 |
| JPH0677626A (ja) * | 1992-08-25 | 1994-03-18 | Nippondenso Co Ltd | めっき回路形成方法 |
| JP2001230220A (ja) * | 2000-02-18 | 2001-08-24 | Sony Corp | 半導体装置の製造方法 |
| JP2004200191A (ja) * | 2002-12-16 | 2004-07-15 | Sony Corp | 半導体装置の製造方法および半導体製造装置 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104112701A (zh) * | 2013-04-18 | 2014-10-22 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其制造方法 |
| WO2015074703A1 (en) * | 2013-11-21 | 2015-05-28 | Heraeus Deutschland GmbH & Co. KG | Coated wire for bonding applications |
| CN104066267A (zh) * | 2014-06-03 | 2014-09-24 | 深圳市创智成功科技有限公司 | 铜基材的化学镀层结构及其工艺 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2006063386A (ja) | 2006-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6821902B2 (en) | Electroless plating liquid and semiconductor device | |
| US6977224B2 (en) | Method of electroless introduction of interconnect structures | |
| JP4055319B2 (ja) | 半導体装置の製造方法 | |
| US7190079B2 (en) | Selective capping of copper wiring | |
| US7262504B2 (en) | Multiple stage electroless deposition of a metal layer | |
| US20080296768A1 (en) | Copper nucleation in interconnects having ruthenium layers | |
| US20050181226A1 (en) | Method and apparatus for selectively changing thin film composition during electroless deposition in a single chamber | |
| US7432200B2 (en) | Filling narrow and high aspect ratio openings using electroless deposition | |
| US7476974B2 (en) | Method to fabricate interconnect structures | |
| WO2006022334A1 (ja) | 半導体装置の製造方法 | |
| US7064065B2 (en) | Silver under-layers for electroless cobalt alloys | |
| JP2005048209A (ja) | 無電解メッキ方法、無電解メッキ装置、半導体装置の製造方法及びその製造装置 | |
| US7622382B2 (en) | Filling narrow and high aspect ratio openings with electroless deposition | |
| JP2002367998A (ja) | 半導体装置及びその製造方法 | |
| TW543091B (en) | Electroless-plating solution and semiconductor device | |
| US20080045013A1 (en) | Iridium encased metal interconnects for integrated circuit applications | |
| JP2005036285A (ja) | 無電解メッキ用前処理液及び無電解メッキ方法 | |
| US11230767B2 (en) | Plating method, plating apparatus and recording medium | |
| JP2006120664A (ja) | 半導体装置の製造方法 | |
| JP4076335B2 (ja) | 半導体装置及びその製造方法 | |
| JP2010121168A (ja) | めっき装置、めっき方法および半導体装置の製造方法 | |
| JP2004204265A (ja) | めっき方法およびめっき装置 | |
| JP2007250915A (ja) | 基板処理方法および基板処理装置 | |
| JP2008192753A (ja) | 半導体装置及びその製造方法 | |
| JPWO2018079056A1 (ja) | めっき処理方法、めっき処理装置及び記憶媒体 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase | ||
| NENP | Non-entry into the national phase |
Ref country code: JP |