WO2006011221A1 - 半導体装置および半導体装置にデータを書き込む方法 - Google Patents
半導体装置および半導体装置にデータを書き込む方法 Download PDFInfo
- Publication number
- WO2006011221A1 WO2006011221A1 PCT/JP2004/010913 JP2004010913W WO2006011221A1 WO 2006011221 A1 WO2006011221 A1 WO 2006011221A1 JP 2004010913 W JP2004010913 W JP 2004010913W WO 2006011221 A1 WO2006011221 A1 WO 2006011221A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- memory cell
- level
- semiconductor device
- circuit
- cell
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5642—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5628—Programming or writing circuits; Data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
- G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/562—Multilevel memory programming aspects
- G11C2211/5621—Multilevel programming verification
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/563—Multilevel memory reading aspects
- G11C2211/5634—Reference cells
Definitions
- the present invention relates to a semiconductor device and a method for writing data to the semiconductor device. More particularly, the present invention relates to a semiconductor device having a plurality of reference levels and a method for writing data to the semiconductor device.
- Semiconductor memories are broadly classified into volatile ones whose information disappears when the power is turned off and non-volatile ones that retain information even when the power is turned off.
- a flash memory is known in which the data rewriting time is shortened by erasing data all at once.
- This flash memory has reference cells such as a read reference cell, a program reference cell, an erase reference cell, and a convergence reference cell in order to detect data in the memory cell.
- Each reference cell level usually has only one type per device.
- FIGS. 1 (a) and 1 (b) are diagrams for explaining data determination of a memory cell.
- the Vg_Id characteristic curve 40 shows the characteristic of the reference cell transistor.
- Vg_Id characteristic force 41 indicates the characteristic of the memory sensor transistor when erased, that is, when data 1 is stored.
- the Vg_Id characteristic curve 42 shows the characteristics of the memory cell transistor when programmed, that is, when data 0 is stored.
- FIG. 1 (a) in a flash memory, for example, in the case of reading, the same voltage is applied to the gate of the memory cell and the reference cell, and the current value flowing through the memory cell is greater than the current value flowing through the reference cell. For example, “1” data is determined, and “0” data is determined if there is less.
- the flash memory controls the threshold Vth of the memory cell transistor by storing or emptying electrons in the floating gate and applying an arbitrary gate voltage to the current flowing. Judging by quantity.
- the number of rewrites to the memory increases.
- the threshold Vth of the memory cell that stores electrons may decrease due to the removal of electrons due to changes over time.
- the reference level which is the threshold value, remains fixed for the reference cell in which the rewrite operation is not normally executed.
- the Vg_Id characteristic curve 42 shifts to the left to become a Vg_Id characteristic curve 43, and the current Izero that flows through the memory cell originally flows through the reference cell. Although it should be less than Iread, it flows a lot. For this reason, it is determined as the force data that should be determined as the data “0” data of the memory cell. This can lead to failure. Before a memory cell is detected as defective by a parity check and the operation of the device is stopped, it is necessary to make a pass / fail judgment at a reference level Vth that is higher than the reference level of the read in order to detect and deal with the failure. Necessary.
- the present invention provides a semiconductor device and a writing method that solve the above-described conventional problems and can have a plurality of reference levels with a smaller amount of area and a shorter trimming time. For the purpose.
- the present invention provides a memory sensing array including memory cells that store data, a reference circuit that determines a reference level using the reference cells, and
- a comparison circuit that compares the data of the memory cell with the reference level is a semiconductor device including a circuit unit that is connected to the reference cell and shifts the reference level. By shifting the reference cell, one reference cell can be used to provide multiple reference levels. Therefore, the area of the semiconductor device can be reduced. In addition, since the number of reference circuits can be reduced, the trimming time for level adjustment can be shortened. [0010]
- the circuit unit can be configured to include a diode connected to a source of the reference cell. The reference level output by the reference circuit is the threshold value of the reference cell plus the diode voltage drop.
- the circuit unit may include a switch transistor connected in parallel with the diode and controlled to be turned on and off.
- the diode can be selectively connected to the reference cell by turning on / off the switch transistor, and the reference level can be shifted.
- the semiconductor device may further include a control circuit that controls on / off of the switch transistor.
- the control circuit performs a program verify operation using a plurality of reference levels obtained by ON / OFF control of the transistors.
- the semiconductor device further includes a write circuit for writing data to the memory cell, and the write circuit writes data to the memory cell using different write levels before and after shifting the reference level. For example, a large program is performed until the first reference level is exceeded, and programming is performed gradually from the first reference level to the second reference level, thereby sharpening the program voltage distribution in a short time. it can.
- the control circuit checks the level of the memory cell using a plurality of reference levels obtained by turning on and off the transistor. As a result, abnormal cells can be found early.
- the control circuit checks the level of the memory cell using the plurality of reference levels at the time of activation.
- the present invention provides a method for writing data to a memory cell, the step of changing a reference level by controlling on / off of a transistor connected in parallel to a diode connected in series to a reference cell, and changing the reference level. Writing data into the memory cell using different write levels before and after. This sharpens the program voltage distribution.
- the invention's effect it is possible to provide a semiconductor device and a writing method that require a short trimming time and can have a plurality of reference levels with a smaller area.
- FIG. 1 (a) and (b) are diagrams for explaining data determination of a memory cell.
- FIG. 2 is a configuration diagram of a semiconductor device according to Example 1.
- FIG. 3 is a circuit diagram showing a configuration of a reference cell and a sensing path.
- FIG. 4 is a circuit diagram showing a configuration of a reference circuit.
- FIG. 5 is a circuit diagram showing a configuration of a reference circuit in which a bypass transistor is removed.
- FIG. 6 is a graph showing the relationship between the gate voltage Vg of the reference cell and the drain current Id, Vg-Id characteristics.
- FIG. 7 (a) is a diagram showing the reference level when trimming with the node N01 of the transistor set to high level, and (b) is a diagram showing the reference level when trimming with the node set to low level. is there.
- FIG. 8 (a) and (b) are diagrams for explaining a reference level of a reference circuit.
- FIG. 9 (a) and (b) are flowcharts of the program verify operation.
- FIG. 10 is a diagram illustrating the reference level of the reference circuit according to the third embodiment.
- FIG. 11 is a process flowchart at the time of activation according to the third embodiment.
- FIG. 12 is a diagram for explaining memory cell data determination according to Embodiment 3.
- FIG. 13 is a diagram for explaining a reference level according to the fourth embodiment.
- FIG. 14 is a flowchart at the time of an event according to the fourth embodiment.
- FIG. 15A is a diagram showing a layout of a conventional reference circuit
- FIG. 15B is a diagram showing a layout of a reference circuit according to the fifth embodiment.
- FIG. 16 is a diagram showing the potential distribution of reference levels and multilevel cells in Example 6.
- FIG. 17 is a diagram showing the potential distribution of reference levels and multilevel cells in Example 7.
- FIG. 18 is a diagram showing the potential distribution of reference levels and multilevel cells in Example 8.
- FIG. 2 is a configuration diagram of the semiconductor device.
- the semiconductor device 1 includes a control circuit 2, a regulation circuit 3, a row decoder 4, a switching circuit 5, a source power supply 6, a source decoder 7, a column decoder 8, a column select gate 9, a memory cell array 10, and a cascode.
- the semiconductor device 1 may be a semiconductor memory device such as a flash memory packaged alone, or may be incorporated as a part of the semiconductor device such as a system LSI.
- the memory cell array 10 is a nonvolatile memory that stores data including a control gate connected to the word line WL, a drain connected to the bit line BL, a source connected to the source line SL, and a floating gate.
- a memory cell M is provided, and a plurality of nonvolatile memory cells M are arranged in a matrix.
- the control circuit 2 includes a command register, decodes a command supplied from the outside, and controls each internal circuit to perform operations such as writing, erasing, and reading from the memory cell M.
- the regulation circuit 3 generates a bit line voltage by adjusting the power supply voltage VCC to a predetermined level, and supplies the bit line voltage to the switching circuit 5.
- the row decoder 4 decodes an address supplied from an address buffer (not shown).
- the switching circuit 5 activates the word line WL of the memory cell according to the decoding result.
- the source decoder 7 receives power from the source power supply 6 and selects the source line SL.
- the column decoder 8 decodes the address supplied from the address buffer (not shown).
- the column select gate 9 selectively connects the bit lines BL of the memory cell array 10 based on the decode address signal. As a result, a data read Z write path for the memory cell array 10 is established.
- the cascode circuit 11 is an electric current flowing through the memory cell. The current Id is converted into a voltage signal and supplied to the sense amplifier 15. The bias circuit 12 applies a gate voltage to the reference cell.
- the reference circuit 13 includes a reference cell (transistor) to which a gate voltage is applied, and a circuit unit that shifts the reference level of the reference cell.
- This reference sensor is used for various reference cells such as a reference cell for reading, a reference cell for programming, a reference cell for erasing, and a reference cell for confluence. Details will be described later.
- the reference cascode circuit 14 converts the current Id flowing through the reference cell into a voltage signal and supplies the voltage signal to the sense amplifier 15.
- the sense amplifier 15 compares the data in the memory cell with the data in the reference cell via the cascode circuit 11 to determine whether the data in the memory cell is 0, whether it is 1.
- the fixed result is supplied to the output buffer 16 as read data.
- the write circuit 17 drives the row decoder 4 and the column decoder 8 under the control of the control circuit 2 and executes a data write operation to the memory cell M.
- the verify operation accompanying the program operation and the erase operation is performed by comparing the current of data supplied from the memory cell M designated by the row decoder 4 and the power decoder 8 with the proreference current.
- Fig. 3 is a circuit diagram showing the configuration of the reference cell and sensing path.
- the semiconductor memory device 1 includes a column decoder 8, a column select gate 9, a memory cell array 10, a cascode circuit 11, a reference circuit 13, a reference cascode circuit (SAREF) 14, and a sense amplifier 15. .
- a word line WL is connected to a control gate
- a bit line BL is connected to a drain
- a source line SL is connected to a source
- a plurality of nonvolatile memory cells M including a floating gate are arranged in a matrix. ing.
- the column decoder 8 selects a selection transistor based on the decoding result of the address supplied from the address buffer.
- the column select gate 9 selectively connects the bit line BL of the memory cell array 10 by turning on and off the selection transistor. As a result, a data read / write path for the memory cell array 10 is established.
- Casco The node circuit 11 includes a plurality of transistors 111 and 114 for converting a current Id flowing through the memory cell into a voltage signal.
- the reference circuit 13 includes three transistors 131-133 that constitute a reference cell, and MO diodes 134-136 and transistors 137-139 are provided corresponding to the respective transistors 131-133. .
- Figure 3 shows an example where the reference circuit 13 has three transistors, but any number of transistors for the reference cell can be used.
- the reference cascode circuit 14 includes a plurality of transistors 141 and 144 for converting a current Id flowing through the transistors 131 133 into a voltage signal.
- the sense amplifier 15 includes a differential amplifier circuit including transistors 151 to 154, and a transistor
- An amplifier circuit consisting of 155 is included.
- the differential amplifier circuit amplifies the difference between the voltage applied to the gate of the transistor 151 and the voltage applied to the gate of the transistor 152, and sends the amplified voltage signal from the node N to the gate of the transistor 155 of the amplifier circuit. Apply.
- the cascode circuit 11 is connected to the gate side of the transistor 151, and the cascode circuit 14 for the reference cell is connected to the gate side of the transistor 152.
- the sense amplifier 15 supplies the amplified voltage signal to the output buffer 16 as read data.
- Fig. 4 is a circuit diagram showing the configuration of the reference circuit.
- the reference circuit 13 includes a reference cell transistor 131, a MOS diode 134, a transistor 137, and a resistor 30.
- the transistor 131 is a floating gate type transistor.
- the MOS diode 134 is composed of, for example, an N-type transistor, and is connected in series to the source side of the transistor 131.
- the transistor 137 is a bypass transistor and is connected in parallel to the MO diode 134.
- This transistor 137 is composed of an N-channel transistor.
- the gate voltage of the transistor 137 is controlled by the control circuit 2.
- the transistor 137 constitutes a circuit that shifts the reference level generated by the reference circuit 13.
- the MOS diode 1 34 can be bypassed by turning off and off the transistor 137. Therefore, from the threshold Vthr of transistor 131, Vth You can create a threshold that is n minutes higher, or a reference level that is Vthn lower.
- FIG. 5 is a circuit diagram showing the configuration of the reference circuit in which the bypass transistor 137 is removed from the circuit shown in FIG.
- an N-type transistor MOS diode 134 is inserted on the source side of the transistor 131.
- 30 indicates resistance.
- a gate voltage Vg is applied to the gate of the transistor 131.
- Id the current flowing through the reference cell 131.
- FIG. 6 is a graph showing the relationship Vg_Id characteristics between the gate voltage Vg and the drain current Id of the transistor 131.
- a Vg_Id characteristic curve 50 indicates the Vg_Id characteristic of the transistor 131 itself.
- the Vg_Id characteristic curve 51 shows the Vg_Id characteristic of the M ⁇ S diode 134 of the N-type transistor.
- a Vg_Id characteristic curve 52 shows a Vg_Id characteristic curve when a level shift is made to be higher by Vthn than the threshold Vth by inserting an M-type diode 134 of an N-type transistor on the source side of the transistor 131.
- a reference level higher than the threshold Vth by Vthn can be generated.
- FIG. 7 (a) shows the drain current Id when the node N01 of the transistor 137 is changed from the high level to the low level
- FIG. 7 (b) shows the node N01 of the transistor 137 from the low level to the high level.
- Fig. 7 (a) and Fig. 7 (b) show the case where different gate voltages Vg are set.
- Different reference levels can be generated by adjusting the gate voltage Vg, and at the same time, the reference level can be further changed by turning the transistor 137 on and off.
- the reference circuit 13 is provided with the MO diode 134 and the transistor 137 that bypasses the M O diode 134, and the reference level is reduced by the Vth of the M O diode 134.
- the reference level shift can be controlled by turning on and off the bypass transistor 137.
- a reference level higher by Vth, a reference level, or a reference level lower by Vth than the reference level can be created. Accordingly, since a plurality of threshold values can be provided even though one reference cell transistor is used, the area of the semiconductor device can be reduced. In addition, since the number of reference circuits can be reduced, trimming time for level adjustment can be shortened.
- FIG. 8A is a diagram for explaining a threshold value of a conventional reference cell
- FIG. 8B is a diagram for explaining a threshold value of a reference circuit according to the present invention.
- the horizontal axis shows the threshold value Vth
- the vertical axis shows the number of cells. “1” indicates the potential distribution of the memory cell in the erased state, and “0” indicates the potential distribution of the memory cell in the written state.
- AV is a threshold value of a reference cell used for congruence (self-convergence)
- EV is a threshold value of a reference cell used for erase verify operation
- RV is a reference used for reading.
- Cell threshold and PV are reference cell thresholds used in the program verify operation.
- PV1 is the threshold and value (first threshold and value) of the reference cell used in the program verify eye operation
- PV is the threshold and value (reference number of the reference cell used in the program verify eye operation). 2 threshold and value).
- the MOS transistor 134 is inserted on the source side of the transistor 131, the transistor 137 is connected in parallel thereto, and the reference level is shifted by turning the transistor 137 on and off.
- the first threshold, value PV1, the second threshold, and value PV used in the program verify operation.
- FIG. 9 (a) is a diagram showing a flowchart of the conventional program verify operation
- FIG. 9 (b) is a diagram showing a flowchart of the program verify operation according to the present invention.
- Figure 9 (a) corresponds to Figure 8 (a)
- Figure 9 (b) corresponds to Figure 8 (b).
- step S11 the sense amplifier 15 performs a row decoder and column decoder.
- the memory cell level specified by the coder is compared with the threshold PV. If the control circuit 2 determines in step S12 that the level of the memory cell exceeds the threshold PV, the program verify operation is terminated. On the other hand, if the control circuit 2 determines in step S12 that the level of the memory cell does not exceed the threshold PV, the row decoder 4 and the column decoder 8 are driven by the write circuit 17 in step S13. Executes the program operation for the memory cell.
- the program verify operation is conventionally performed using one type of reference voltage. Therefore, it can be seen that the memory cell level reaches the program level only when the threshold level PV is applied to the memory cell level. For this reason, in order to sharpen the distribution of the program voltage of the memory cell, it is necessary to perform programming little by little, which takes time.
- the control circuit 2 performs a program verify operation using a plurality of threshold values obtained by on / off control of the transistors.
- the sense amplifier 15 compares the level of the memory cell specified by the row decoder and the power decoder with the first threshold PV1.
- step S22 When the control circuit 2 determines in step S22 that the level of the memory cell does not exceed the first threshold PV1, the write circuit 17 drives the row decoder 4 and the column decoder 8 in step S23. Then, the program operation for the memory cell is executed. If the control circuit 2 determines in step S22 that the level of the memory cell exceeds the first threshold PV1, the control circuit 2 compares the level of the specified memory cell with the second threshold PV in step S24. To do.
- step S26 If the control circuit 2 determines in step S26 that the level of the memory cell does not exceed the second threshold PV, the level of the memory cell specified by the write circuit 17 is the second threshold value. Until PV is exceeded, the program operation is executed finely as shown in Fig. 8 (b). In this way, the write circuit 17 writes data to the memory cell at different write levels before and after shifting the threshold value. In step S25, the control circuit 2 ends the program process when the level of the designated memory cell exceeds the second threshold PV.
- two threshold values are used in the program verify operation.
- the program is executed at a predetermined potential until the first threshold value PVl is exceeded, and when this first threshold value PV1 is exceeded, the program is changed to the second threshold value PV, and little by little. If convergence is achieved by programming, the program voltage distribution in the memory cell can be sharpened in a short time.
- FIG. 10 is a diagram for explaining the threshold value of the reference circuit according to the third embodiment.
- the horizontal axis shows the threshold value Vth and the vertical axis shows the number of cells. “1” indicates the potential distribution of the memory cell in the erased state, and “0” indicates the potential distribution of the memory cell in the written state.
- the reference circuit 13 has threshold values RV1 and RV of two types of reference cells for reading.
- RV is the first threshold value of the transistor used for reading
- RV1 is the second threshold value of the transistor used for reading. Since AV, EV, and RV are the same as those in the second embodiment, description thereof is omitted here.
- the MOS transistor 134 is inserted on the source side of the transistor 137, the transistor 137 is connected in parallel therewith, and the reference level is shifted by turning the transistor 137 on and off.
- one transistor can have a first threshold value RV and a second threshold value RV1 used for reading.
- FIG. 11 is a processing flowchart at the time of activation according to the third embodiment.
- FIG. 11 corresponds to FIG.
- step S31 it is determined whether or not all bits have been checked.
- step S32 if all bits have not been completed, the memory cell level specified in the verify operation is compared with the first threshold value RV.
- step S33 it is checked whether the memory cell level force is 0 "data. If it is" 0 "data, the process returns to step S31.
- step S33 if the memory cell level is not “0” data, “0” data may be read as “1” due to charge loss.
- step S34 the threshold value RV is lowered by one step, and the second threshold value RV1 is compared to check whether the memory level force S is “0” data.
- step S35 if the data power of the memory cell is not S "0" data, the process returns to step S31.
- step S35 if the data power of the memory cell is S "0", step S3 In step 6, additional processing is performed on the abnormal cell, and the process returns to step S31.
- This additional processing includes, for example, performing an additional program operation, storing the data state of the memory cell at this time, and executing the program operation later.
- control circuit 2 can detect an abnormal cell early by checking the level of the memory cell M using a plurality of threshold values obtained by turning on and off the transistor 137 at the time of startup. It is possible to prevent device malfunctions such as system down by executing additional programs or performing redundant measures.
- chip erase may be performed when a sector erase command for a sector including an abnormal cell is issued. After erasing, all cells in the sector, including the redundant line, are all blank, so the loss of time to write the original data to the redundant line can be eliminated.
- FIG. 12 is a diagram for explaining data determination of a memory cell according to the present invention in comparison with FIGS. 1 (a) and 1 (b) described in the conventional example.
- the Vg-Id characteristic curve 60 shows the characteristics of the memory cell transistor storing data 1 when erased.
- the Vg-Id characteristic curve 61 shown by the dotted line shows the characteristics of the memory cell transistor when data 1 is stored when it is programmed normally.
- the Vg_Id characteristic curve 62 shows the characteristics of the memory transistor when data 1 is stored. In this case, the threshold value Vth is lower than normal due to changes over time.
- a Vg-Id characteristic curve 63 indicated by a dotted line shows the characteristics of the transistors constituting the reference cell. Conventionally, when Vg_Id characteristic curve 63 is used, since Izero> Iread ', the data power S of the memory cell that should be judged to be "0" data has been judged to be "1" data. .
- the Vg—Id characteristic 14 curve 64 shows the characteristics of the transistor 131 when the transistor 137 is turned on and off and the MO diode 134 is bypassed.
- Iread> Izero so even if electrons are lost due to deterioration over time and the threshold value of the memory cell is lowered, the data becomes “0” data power “1” data. Irea before being misleaded It is detected that d is exceeded, and it turns out that "0" data is destructive. This makes it possible to accurately determine that the memory cell data is “1”.
- Example 4 will be described.
- the present invention is applied to processing at the time of startup has been described.
- pre-programming is performed after verification when a chip erase or sector erase command is issued. It is also possible to check memory cells using this verification.
- the memory cells may be checked immediately before entering the sleep mode, in which the device is checked at regular intervals when the device is idle. In Example 4, these will be referred to as events and described below.
- FIG. 13 is a diagram illustrating threshold values when the reference circuit 13 described in the first embodiment is applied to a read reference circuit.
- the horizontal axis represents the threshold Vth
- the vertical axis represents the number of cells
- “1” represents the potential distribution of the memory cell in the erased state
- “0” represents the potential distribution of the memory cell in the written state.
- RV represents the first threshold value of the transistor used for reading
- RV1 represents the second threshold value of the transistor used for reading. Since AV, EV, and RV are the same as those in the above embodiment, description thereof is omitted here.
- the MOS transistor 134 is inserted on the source side of the transistor 137, the transistor 137 is connected in parallel with the transistor 137, and the reference level is shifted by turning the transistor 137 on and off.
- the first threshold value RV and the second threshold value RV1 used at the time of reading.
- FIG. 14 is a flowchart at the time of an event.
- step S41 it is determined whether or not all bits have been checked. If all bits have not been checked in step S41, the level of the memory cell specified by the verify operation is compared with the first threshold value RV.
- step S43 it is checked whether the memory cell data force S is "0" data. If it is "0" data, the process returns to step S41.
- step S44 the threshold value RV is lowered by one step, and the second threshold value RV1 is compared to check whether the memory level force S is “0” data. If it is determined in step S45 that the data force S of the memory cell is not "0" data, the process returns to step S41. If the data power of the memory cell is 0 "data in step S45, additional processing is executed for the abnormal cell in step S46, and the process returns to step S41.
- FIG. 15 (a) shows a layout diagram on a conventional semiconductor substrate
- FIG. 15 (b) shows a layout diagram on a semiconductor substrate according to the present invention.
- the conventional example in FIG. 15 (a) shows an example in which two reference transistors are formed on a semiconductor substrate.
- G is a reference transistor gate
- Dv is a verify drain
- Dp is a program drain.
- one transistor is connected to the semiconductor substrate in parallel with the MOS diode 134 inserted in the source side of the reference cell transistor and the MOS diode 134.
- a transistor for bypassing the M0S diode is formed.
- G indicates the gate of the reference transistor
- Dv indicates the verify drain
- D p indicates the program drain.
- Fig. 15 (a) As shown in Fig. 15 (a), conventionally, two transistors having different threshold values are required to have two reference levels. For this reason, there is a problem that the area on the semiconductor substrate increases. Thus, by configuring as in the present invention, the threshold value can be shifted by one transistor, so that a plurality of reference levels can be obtained with a smaller area.
- Example 6 Next, Example 6 will be described.
- FIG. 16 is a diagram showing the potential distribution of the reference level and the multi-level cell in Example 6.
- the horizontal axis represents the threshold value and the vertical axis represents the number of cells.
- the threshold value of each memory cell is distributed among level 1, level 2, level 3 and level 4 according to the programmed data.
- Level 1, Level 2, Level 3, and Level 4 correspond to 2-bit data “11”, “10”, “01”, and “00”, respectively.
- RV1 is the read reference cell threshold value for detecting whether the level of the memory sensor is level 1 or level 2.
- PV1 is the program verify operation, and the memory cell is programmed correctly to level 2. This is the threshold value of the reference cell for programming that detects whether or not
- RV2 is a reference cell threshold value for detecting whether the level of the memory cell is level 2 or level 3
- PV2 is a program verify operation, and the memory cell is correctly programmed to level 3.
- This is the threshold value of the reference cell for programming that detects whether or not.
- RV3 is the threshold value of the reference cell for reading to detect whether the level of the memory cell is level 3 or level 4
- PV3 is the program verify, and whether or not the memory cell is correctly programmed to level 4 Indicates the threshold value of the reference cell for programming that detects.
- the read reference and program reference are 2 bits, an additional 1-bit reference is required. For this reason, the conventional method required a total of six reference cell circuits.
- the MOS transistor 134 136 is inserted on the source side of the transistor 131 133, and the bypass transistor 137 139 is connected in parallel with the MOS transistor 134 136.
- the MOS transistor 134 136 By shifting the reference level by turning 137 on and off, three transistors can have six thresholds. For this reason, in this embodiment, a total of three reference circuits are sufficient.
- Example 7 for multi-level cell programming
- the reference circuit described in the first embodiment is applied to this reference circuit.
- FIG. 17 is a diagram showing the potential distribution of the reference level and the multi-level cell in the seventh embodiment.
- the horizontal axis represents the threshold value and the vertical axis represents the number of bits.
- PV11 is the threshold of the reference cell for programming (first threshold) to detect whether the memory cell is correctly programmed to level 2 in the program verify operation.
- PV12 is the reference of the program reference cell Indicates threshold and value (second threshold, value).
- PV21 is the threshold value (first threshold value) of the programming reference cell that detects whether the memory cell is correctly programmed to level 3 in the program verification operation.
- PV22 is the programming reference cell Indicates the threshold value (second threshold value).
- PV31 is a program verify operation, and the threshold value of the reference cell for programming (first threshold value) to detect whether the memory cell is correctly programmed to level 4, and PV32 is the threshold value of the reference cell for program. , Value (second threshold, value).
- the MOS transistors 134-136 are inserted on the source side of the transistors 131-133, and the bypass transistors 1 37-139 are connected in parallel with the MOS transistors 134-136.
- the MOS transistors 134-136 By shifting the reference level by turning on and off the transistor 137, three transistors can have six thresholds for program verification.
- the program is executed as usual until the first threshold value PV11-31 is exceeded during programming. After exceeding P VI I—31, change to the second threshold PV1—3, and gradually converge the program so that the VT distribution is sharpened more easily in a short time. I can do things.
- the memory cell data is 2 bits, so an additional 1-bit reference is required. For this reason, a total of six reference cells were required with the conventional method. According to the present invention, a total of three reference cells are sufficient.
- FIG. 18 is a diagram showing the potential distribution of the reference level and the multilevel cell in Example 8. .
- the horizontal axis represents the threshold value and the vertical axis represents the number of bits.
- RV11 is the reference cell threshold and value (first threshold, value) for detecting whether the memory cell level is level 1 or level 2.
- RV12 is the memory cell level level 1 or Indicates the threshold value (second threshold value) of the reference cell for reading to detect whether it is level 2.
- RV21 is a read reference cell threshold value (first threshold value) for detecting whether the memory cell level is level 2 or level 3
- RV22 is a memory cell level level.
- RV31 is the read reference cell threshold (first threshold) to detect whether the memory cell level is level 3 or level 4.
- RV32 is whether the memory cell level is level 3 or level 4.
- the MOS transistors 134-136 are inserted on the source side of the transistors 131-133, and the bypass transistors 137-139 are connected in parallel with the MOS transistors 134-136.
- the MOS transistors 134-136 By shifting the reference level by turning on and off the transistor 137, three transistors can have six threshold values for reading.
- the first threshold is higher than the first threshold RV11-31.
- RV12-32 By using RV12-32 at the threshold of 2, it is possible to detect a decrease in VT due to charge loss by checking "11, 10, 01, 00" in the memory check at startup. This makes it possible to detect abnormal cells at an early stage. It is possible to prevent device malfunctions by performing additional programs or performing actions such as redundancy.
- the data that can be stored in the memory cell is 2 bits, an additional 1-bit reference is required. For this reason, when there are six threshold values, a total of six reference cells are required in the conventional method. According to the present invention, since one reference cell can have two threshold values, a total of three reference cells are sufficient. Therefore, a semiconductor device having a plurality of reference levels with a smaller size and area can be provided.
- a guard band can be provided with a normal trimming time with respect to a normal reference level, and these levels can be used not only for reading but also for programs. Therefore, the characteristics of the flash memory in the actual use state can be improved.
- reference current (reference level) generation functions it is possible to effectively perform defect screening / prevention of flash memory. Also, simple circuit configuration and circuit
- the present invention is not limited to the specific embodiments, and various modifications and changes can be made within the scope of the gist of the present invention described in the claims. Is possible.
- the force s explaining an example having two threshold values for one reference transistor the present invention is not limited to this, but more than one reference transistor. It can also be configured to have a threshold of.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006527751A JP4554613B2 (ja) | 2004-07-30 | 2004-07-30 | 半導体装置および半導体装置にデータを書き込む方法 |
PCT/JP2004/010913 WO2006011221A1 (ja) | 2004-07-30 | 2004-07-30 | 半導体装置および半導体装置にデータを書き込む方法 |
US11/193,872 US7221594B2 (en) | 2004-07-30 | 2005-07-29 | Semiconductor device and method for writing data into semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2004/010913 WO2006011221A1 (ja) | 2004-07-30 | 2004-07-30 | 半導体装置および半導体装置にデータを書き込む方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/193,872 Continuation US7221594B2 (en) | 2004-07-30 | 2005-07-29 | Semiconductor device and method for writing data into semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006011221A1 true WO2006011221A1 (ja) | 2006-02-02 |
Family
ID=35785981
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2004/010913 WO2006011221A1 (ja) | 2004-07-30 | 2004-07-30 | 半導体装置および半導体装置にデータを書き込む方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7221594B2 (ja) |
JP (1) | JP4554613B2 (ja) |
WO (1) | WO2006011221A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010123192A (ja) * | 2008-11-19 | 2010-06-03 | Fujitsu Ltd | 半導体記憶装置 |
JP2011522347A (ja) * | 2008-05-30 | 2011-07-28 | フリースケール セミコンダクター インコーポレイテッド | 不揮発性メモリ基準セルの電気的なトリミングの方法 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007035179A (ja) * | 2005-07-28 | 2007-02-08 | Matsushita Electric Ind Co Ltd | 不揮発性半導体記憶装置 |
TWI615854B (zh) * | 2016-12-09 | 2018-02-21 | Powerchip Technology Corporation | 記憶體裝置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0668682A (ja) * | 1992-08-20 | 1994-03-11 | Mitsubishi Electric Corp | メモリ装置 |
JPH09282895A (ja) * | 1996-04-16 | 1997-10-31 | Fujitsu Ltd | 不揮発性半導体記憶装置及びベリファイ方法 |
JPH10106276A (ja) * | 1996-09-30 | 1998-04-24 | Hitachi Ltd | 半導体集積回路及びデータ処理システム |
JP2000195281A (ja) * | 1998-12-30 | 2000-07-14 | Samsung Electronics Co Ltd | 基準セルアレイを有する不揮発性半導体メモリ装置 |
JP2004039184A (ja) * | 2002-07-08 | 2004-02-05 | Fujitsu Ltd | 半導体記憶装置 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5142495A (en) * | 1989-03-10 | 1992-08-25 | Intel Corporation | Variable load for margin mode |
JP2853217B2 (ja) * | 1989-11-21 | 1999-02-03 | 日本電気株式会社 | 半導体メモリ |
FR2734390B1 (fr) * | 1995-05-19 | 1997-06-13 | Sgs Thomson Microelectronics | Circuit de detection de courant pour la lecture d'une memoire en circuit integre |
JPH10302486A (ja) * | 1996-08-30 | 1998-11-13 | Sanyo Electric Co Ltd | 半導体記憶装置 |
US6134148A (en) | 1997-09-30 | 2000-10-17 | Hitachi, Ltd. | Semiconductor integrated circuit and data processing system |
US6131148A (en) * | 1998-01-26 | 2000-10-10 | International Business Machines Corporation | Snapshot copy of a secondary volume of a PPRC pair |
US6118691A (en) * | 1998-04-01 | 2000-09-12 | National Semiconductor Corporation | Memory cell with a Frohmann-Bentchkowsky EPROM memory transistor that reduces the voltage across an unprogrammed memory transistor during a read |
ITMI20011311A1 (it) * | 2001-06-21 | 2002-12-21 | St Microelectronics Srl | Memoria con sistema di lettura differenziale perfezionato |
US6594181B1 (en) * | 2002-05-10 | 2003-07-15 | Fujitsu Limited | System for reading a double-bit memory cell |
-
2004
- 2004-07-30 WO PCT/JP2004/010913 patent/WO2006011221A1/ja active Application Filing
- 2004-07-30 JP JP2006527751A patent/JP4554613B2/ja not_active Expired - Fee Related
-
2005
- 2005-07-29 US US11/193,872 patent/US7221594B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0668682A (ja) * | 1992-08-20 | 1994-03-11 | Mitsubishi Electric Corp | メモリ装置 |
JPH09282895A (ja) * | 1996-04-16 | 1997-10-31 | Fujitsu Ltd | 不揮発性半導体記憶装置及びベリファイ方法 |
JPH10106276A (ja) * | 1996-09-30 | 1998-04-24 | Hitachi Ltd | 半導体集積回路及びデータ処理システム |
JP2000195281A (ja) * | 1998-12-30 | 2000-07-14 | Samsung Electronics Co Ltd | 基準セルアレイを有する不揮発性半導体メモリ装置 |
JP2004039184A (ja) * | 2002-07-08 | 2004-02-05 | Fujitsu Ltd | 半導体記憶装置 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011522347A (ja) * | 2008-05-30 | 2011-07-28 | フリースケール セミコンダクター インコーポレイテッド | 不揮発性メモリ基準セルの電気的なトリミングの方法 |
JP2010123192A (ja) * | 2008-11-19 | 2010-06-03 | Fujitsu Ltd | 半導体記憶装置 |
Also Published As
Publication number | Publication date |
---|---|
JP4554613B2 (ja) | 2010-09-29 |
JPWO2006011221A1 (ja) | 2008-07-31 |
US7221594B2 (en) | 2007-05-22 |
US20060023501A1 (en) | 2006-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7477550B2 (en) | NAND flash memory device and method of improving characteristic of a cell in the same | |
JP3783885B2 (ja) | 不揮発性半導体メモリ装置 | |
US7548461B2 (en) | Soft errors handling in EEPROM devices | |
US7742341B2 (en) | Semiconductor memory device and related programming method | |
US7359249B2 (en) | Nonvolatile semiconductor memory device and method of rewriting data thereof | |
US8031525B2 (en) | Flash memory device and program method thereof | |
US20090010071A1 (en) | Nonvolatile memory device and erasing method | |
JP2004362729A (ja) | 不揮発性半導体記憶装置 | |
US7295471B2 (en) | Memory device having a virtual ground array and methods using program algorithm to improve read margin loss | |
US7796441B2 (en) | Method of reading configuration data in flash memory device | |
JP4104151B2 (ja) | 不揮発性半導体記憶装置及び不揮発性半導体記憶装置のプログラム方法 | |
US7221594B2 (en) | Semiconductor device and method for writing data into semiconductor device | |
US7558126B2 (en) | Nonvolatile semiconductor memory device | |
WO2002097821A1 (fr) | Dispositif de stockage non volatile a semi-conducteur | |
US20120268987A1 (en) | System and Method for Detecting Disturbed Memory Cells of a Semiconductor Memory Device | |
JP4251717B2 (ja) | 不揮発性半導体記憶装置 | |
JP5301020B2 (ja) | 半導体装置 | |
US20120008408A1 (en) | Non-volatile memory device and operating method of the same | |
JP2008257804A (ja) | 半導体装置 | |
US6934185B2 (en) | Programming method for non volatile multilevel memory cells and corresponding programming circuit | |
JP5496278B2 (ja) | 半導体装置 | |
JP2005129167A (ja) | 不揮発性半導体記憶装置 | |
WO2005050665A1 (ja) | 半導体集積回路 | |
JPH04159694A (ja) | 不揮発性半導体記憶装置 | |
JP2004171619A (ja) | 不揮発性半導体メモリ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 11193872 Country of ref document: US |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
WWP | Wipo information: published in national office |
Ref document number: 11193872 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006527751 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |