WO2004102171A1 - 外観検査方法、それに用いるマスタパターンおよび該マスタパターンを備える外観検査装置 - Google Patents
外観検査方法、それに用いるマスタパターンおよび該マスタパターンを備える外観検査装置 Download PDFInfo
- Publication number
- WO2004102171A1 WO2004102171A1 PCT/JP2004/006622 JP2004006622W WO2004102171A1 WO 2004102171 A1 WO2004102171 A1 WO 2004102171A1 JP 2004006622 W JP2004006622 W JP 2004006622W WO 2004102171 A1 WO2004102171 A1 WO 2004102171A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- inspection
- pattern
- corner
- pattern portion
- appearance
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N21/00—Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
- G01N21/84—Systems specially adapted for particular applications
- G01N21/88—Investigating the presence of flaws or contamination
- G01N21/95—Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
- G01N21/956—Inspecting patterns on the surface of objects
- G01N21/95607—Inspecting patterns on the surface of objects using a comparative method
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T7/00—Image analysis
- G06T7/0002—Inspection of images, e.g. flaw detection
- G06T7/0004—Industrial image inspection
- G06T7/001—Industrial image inspection using an image reference approach
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N21/00—Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
- G01N21/84—Systems specially adapted for particular applications
- G01N21/88—Investigating the presence of flaws or contamination
- G01N21/94—Investigating contamination, e.g. dust
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N21/00—Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
- G01N21/84—Systems specially adapted for particular applications
- G01N21/88—Investigating the presence of flaws or contamination
- G01N21/95—Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
- G01N21/9501—Semiconductor wafers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T2207/00—Indexing scheme for image analysis or image enhancement
- G06T2207/30—Subject of image; Context of image processing
- G06T2207/30108—Industrial image inspection
- G06T2207/30148—Semiconductor; IC; Wafer
Definitions
- One of the conventional inspection methods for determining the presence or absence of a defect in a semiconductor chip includes an image pattern obtained from the appearance of the semiconductor chip to be inspected and a master pattern obtained from a non-defective product. There is a pattern matching method for comparison (for example, see Patent Document 1).
- the rectangular inspection area is partitioned in the vertical and horizontal directions to be partitioned into the visual field area.
- the reference pattern portion is applied between at least two types of corner pattern portions including an edge of the inspection region which is applied to a corner portion of the inspection region and defining the corner portion, and the corner portion of the inspection region.
- a master pattern can be constituted by at least one type of side pattern portion including a part of the edge between the corners.
- the appearance inspection method and apparatus according to the present invention can be applied to a semiconductor chip having a repeating pattern such as a memory or a CCD, as well as various repeating patterns of several microns to several tens of microns.
- the present invention can be applied to an inspection object having the same.
- FIG. 3 is a drawing similar to FIG. 2 for Embodiment 2 of the present invention.
- an appearance inspection apparatus 10 includes a sample stage 11 on which a semiconductor wafer, which is an aggregate of semiconductor chips to be inspected, is arranged, and a sample stage 11 on the sample stage.
- An imaging device 12 having an observation optical system for obtaining images of the appearance of a large number of semiconductor chips formed in a semiconductor wafer and an imaging means 12a composed of, for example, a CCD; and for monitoring an image obtained by the imaging device.
- a control panel 14 As is well known, the sample stage 11 can be moved in the X and Y directions by operating an operation unit provided on the operation panel 14, and its inclination angle ⁇ can be adjusted.
- a desired semiconductor chip 16 (see FIG. 2) formed in the semiconductor wafer on the sample stage is photographed by the imaging device 12.
- the operation panel 14 is operated so that it can be performed.
- the surface image of the semiconductor chip 16 obtained by the imaging means 12a of the imaging device 12 can be observed by the monitor device 13.
- the semiconductor chip 16 has a rectangular planar shape, and this planar shape area is set as an inspection target area.
- the semiconductor chip 16 shows the same pattern in all the chip areas 16a and 16i which are the detection target areas.
- Such a semiconductor chip 16 is, for example, a memory or a CCD.
- the detection area 16a 16i of the semiconductor chip 16 is divided into a plurality of vertical and horizontal detection visual field areas like a grid.
- a first corner portion which is an inspection visual field region located on the upper left side of the semiconductor chip 16 as viewed in FIG.
- the first corner pattern portion 17a is applied to the second corner 16b, the third corner 16c, and the fourth corner 16d.
- the second corner pattern portion 17b, the third corner pattern portion 17c, and the fourth corner pattern portion 17d are applied, respectively.
- Each side pattern portion 17e 17h includes a straight edge portion 17X 17X that defines a linear vertical edge or a horizontal edge of the semiconductor chip 16, and an outer edge region 17Y 17Y of the straight edge portion.
- the master pattern 17 has four corner pattern portions 17a including an L-shaped edge shape.
- One 17d, the four side pattern portions 17e-17h including the linear edge shape, and the one including the edge shape, are classified into a single master pattern 17h.
- Each of the reference pattern portions 17a to 17h applied to the four corner portions 16a to 16d and the four peripheral portions 16e to 16h excluding the central portion 16i of the semiconductor chip 16 includes the edge shape of the semiconductor chip 16. And also includes information on the outer region according to each edge shape. Therefore, when aligning these reference pattern portions 17a to 17h except for the central pattern portion 17i with the corresponding inspection visual field regions, a reference pattern such as the central pattern portion 17i that does not include the outer region information is used. A large tolerance can be ensured compared to the tolerance allowed for alignment.
- the reference pattern portion not including the information on the edge shape of the semiconductor chip 16 and the area outside the edge shape is to be aligned with the corner 16 a of the semiconductor chip 16, for example. Since the information of the area is included in the reference pattern portion, if the reference pattern portion is slightly shifted outward from the semiconductor chip 16, the image information of the outer area caused by the shift is generated. Due to the capture, a large discrepancy occurs between the image data of the inspection visual field region and the two image data of the reference pattern portion. On the other hand, in the present invention, since the peripheral reference pattern portions 17a to 17h except for the central pattern portion 17i include the information of the corresponding edge shape and the outer region, the conventional Such a strict alignment is not required.
- FIG. 3 shows an example in which the inspection area has a rectangular frame shape.
- a rectangular frame region 116e-116h is formed so as to surround a rectangular central portion 116i of the semiconductor chip 116 to be inspected, and the frame region 116e-116h has a repeating pattern.
- each of the corner patterns 117a-117d and the side pattern portions 117e 117h including the outer edge of the master pattern 117 and the frame region 116e-116h, and the respective edges including the inner edge of the frame region 116-116h It consists of a total of 16 types of reference pattern portions, consisting of a corner pattern portion 117a'-117d 'and a side pattern portion 117e'-117.
- the first side pattern portion 117e is applied between the first corner pattern portion 117a and the second corner pattern portion 117b applied to the outer edge of the frame region 116e—116h that is the detection region
- the second side pattern portion 117f is applied between the second corner pattern portion 117b and the third corner pattern portion 117c
- the second side pattern portion 117c is applied between the third corner pattern portion 117c and the fourth corner pattern portion 117d.
- the third side pattern portion 117g is applied
- the fourth side pattern portion 117h is applied between the fourth corner pattern portion 117d and the first corner pattern portion 117a.
- the first side pattern portion 117e ' is applied between the second corner pattern portion 117b' and the second side pattern portion 117f between the second corner pattern portion 1171 and the third corner pattern portion 117.
- the third side pattern portion 117g ' is applied between the third corner pattern portion 117c' and the fourth corner pattern portion 117 '
- the fourth corner pattern portion 11' 'and The fourth side pattern portion 117 is applied between the first corner pattern portion 117a '.
- the master pattern 117 is configured as in the first embodiment by using the 16 types of reference pattern portions 117a to 117h and 117a to 117. This prevents erroneous determinations due to placement errors of the reference pattern portions 117a 117h, 117a'-117, and enables efficient appearance inspection.
- master pattern 17 shown in the first embodiment can be applied to the appearance inspection of repetitive pattern region 116i.
- the first to fourth corner pattern portions 217a 217d are applied to the first to fourth corner portions 216a to 216d, which are the detection visual field regions of the semiconductor chip 216, respectively, and the first and second side pattern portions are provided.
- 217e and 217g are applied to the first and second intermediate portions 216e and 216g, which are the detection visual field regions of the semiconductor chip 216, respectively.
- the first corner applied to the inspection visual field 316a including a pair of corners located at one end of the semiconductor chip 316 is used.
- the master pattern 317 can be constituted by all three types of reference pattern portions which are applied to the intermediate portion 316e and include a single side pattern portion 317e including a pair of upper and lower edge portions of the semiconductor chip 316.
- the reference pattern portions corresponding to the respective edge shapes of the inspection area are used, so that different reference patterns are not prepared for each of the divided visual field areas. Since the number of reference patterns is smaller than the number of the reference patterns and strict alignment is required to prevent erroneous determination, efficient appearance inspection can be performed without causing erroneous determination.
- the present invention can be used to inspect the appearance of a semiconductor chip having a repetitive pattern such as a memory or a CCD (charge coupled device), and can be used industrially in the technical field. .
- a semiconductor chip having a repetitive pattern such as a memory or a CCD (charge coupled device)
- CCD charge coupled device
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Biochemistry (AREA)
- Immunology (AREA)
- Theoretical Computer Science (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Chemical & Material Sciences (AREA)
- Analytical Chemistry (AREA)
- Quality & Reliability (AREA)
- General Health & Medical Sciences (AREA)
- Computer Vision & Pattern Recognition (AREA)
- Pathology (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
- Length Measuring Devices By Optical Means (AREA)
- Image Analysis (AREA)
- Image Processing (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/556,916 US7822262B2 (en) | 2003-05-16 | 2004-05-17 | Outer surface-inspecting method, master patterns used therefor, and outer surface-inspecting apparatus equipped with such a master pattern |
EP20040733426 EP1626270A4 (en) | 2003-05-16 | 2004-05-17 | INSPECTION PROCEDURE WITH OBSERVATION FROM OUTSIDE, PATTERN TEMPLATE USED FOR IT, AND THE INSPECTION DEVICE COMPRISING THE PATTERN WITH OBSERVATIONS FROM OUTSIDE |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003-139344 | 2003-05-16 | ||
JP2003139344A JP4076906B2 (ja) | 2003-05-16 | 2003-05-16 | 外観検査方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004102171A1 true WO2004102171A1 (ja) | 2004-11-25 |
Family
ID=33447329
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2004/006622 WO2004102171A1 (ja) | 2003-05-16 | 2004-05-17 | 外観検査方法、それに用いるマスタパターンおよび該マスタパターンを備える外観検査装置 |
Country Status (7)
Country | Link |
---|---|
US (1) | US7822262B2 (ja) |
EP (1) | EP1626270A4 (ja) |
JP (1) | JP4076906B2 (ja) |
KR (1) | KR100723290B1 (ja) |
CN (1) | CN100483118C (ja) |
TW (1) | TWI235828B (ja) |
WO (1) | WO2004102171A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100369007C (zh) * | 2005-01-31 | 2008-02-13 | 英群企业股份有限公司 | 用于辨识键盘的自动视觉辨识系统 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101258266B1 (ko) * | 2006-06-29 | 2013-04-25 | 엘지디스플레이 주식회사 | 액정 표시패널용 검사 장치 |
CN101762231B (zh) * | 2008-12-26 | 2011-08-17 | 比亚迪股份有限公司 | 一种手机按键外观检测装置及检测方法 |
AT509026B1 (de) * | 2009-04-22 | 2013-04-15 | Arc Austrian Res Centers Gmbh | Verfahren zur bestimmung von als passpunkt einsetzbaren bildausschnitten eines masterbildes |
CN104765663B (zh) * | 2014-01-03 | 2018-02-27 | 神讯电脑(昆山)有限公司 | 外观检测自动测试方法 |
KR101661023B1 (ko) * | 2014-07-23 | 2016-09-29 | 에스엔유 프리시젼 주식회사 | 패턴의 결함 검사 방법 |
JP7072844B2 (ja) * | 2018-03-30 | 2022-05-23 | 東レエンジニアリング先端半導体Miテクノロジー株式会社 | ウェハパターンのエッジと基準パターンのエッジとの乖離量と基準パターンのスペース幅との関係を示す補正線を生成する方法および装置、並びにコンピュータ読み取り可能な記録媒体 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6147635A (ja) * | 1984-08-14 | 1986-03-08 | Nippon Jido Seigyo Kk | パタ−ンの欠陥検査装置に用いるパタ−ンの判定方法 |
JPH05157534A (ja) | 1991-12-05 | 1993-06-22 | Matsushita Electric Ind Co Ltd | パターンマッチング方法 |
JPH10256326A (ja) | 1997-03-07 | 1998-09-25 | Sharp Corp | パターン検査方法及び検査装置 |
US6360948B1 (en) | 1998-11-27 | 2002-03-26 | Denso Corporation | Method of reading two-dimensional code and storage medium thereof |
JP2002109515A (ja) * | 2000-10-02 | 2002-04-12 | Topcon Corp | チップ検査方法及び装置 |
US20020149765A1 (en) | 2001-04-13 | 2002-10-17 | Tatsuya Fujii | Defect detection system |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4479145A (en) * | 1981-07-29 | 1984-10-23 | Nippon Kogaku K.K. | Apparatus for detecting the defect of pattern |
US4532650A (en) * | 1983-05-12 | 1985-07-30 | Kla Instruments Corporation | Photomask inspection apparatus and method using corner comparator defect detection algorithm |
JPS60123709A (ja) * | 1983-12-09 | 1985-07-02 | Hitachi Ltd | パタ−ン検査装置 |
JPS61213612A (ja) * | 1985-03-19 | 1986-09-22 | Hitachi Ltd | プリント基板のパタ−ン検査装置 |
GB8612088D0 (en) * | 1986-05-19 | 1986-06-25 | Marconi Instruments Ltd | Pattern alignment generator |
US5023917A (en) * | 1988-08-15 | 1991-06-11 | At&T Bell Laboratories | Method and apparatus for pattern inspection |
US5513275A (en) * | 1993-01-12 | 1996-04-30 | Board Of Trustees Of The Leland Stanford Junior University | Automated direct patterned wafer inspection |
JPH0763691A (ja) * | 1993-08-24 | 1995-03-10 | Toshiba Corp | パターン欠陥検査方法及びその装置 |
US5608816A (en) * | 1993-12-24 | 1997-03-04 | Matsushita Electric Industrial Co., Ltd. | Apparatus for inspecting a wiring pattern according to a micro-inspection and a macro-inspection performed in parallel |
JP2999679B2 (ja) * | 1994-11-30 | 2000-01-17 | 大日本スクリーン製造株式会社 | パターン欠陥検査装置 |
JP3515199B2 (ja) * | 1995-01-06 | 2004-04-05 | 大日本スクリーン製造株式会社 | 欠陥検査装置 |
US6171737B1 (en) * | 1998-02-03 | 2001-01-09 | Advanced Micro Devices, Inc. | Low cost application of oxide test wafer for defect monitor in photolithography process |
JP3028945B2 (ja) * | 1998-04-17 | 2000-04-04 | 日本電気株式会社 | 多階調丸め補正処理方法およびパターン検査装置 |
US6701004B1 (en) * | 1999-12-22 | 2004-03-02 | Intel Corporation | Detecting defects on photomasks |
US6760473B1 (en) * | 2000-07-12 | 2004-07-06 | Kla-Tencor Technologies Corporation | Optical proximity correction serif measurement technique |
JP3698075B2 (ja) * | 2001-06-20 | 2005-09-21 | 株式会社日立製作所 | 半導体基板の検査方法およびその装置 |
US6959112B1 (en) * | 2001-06-29 | 2005-10-25 | Cognex Technology And Investment Corporation | Method for finding a pattern which may fall partially outside an image |
JP3971937B2 (ja) * | 2002-02-18 | 2007-09-05 | 株式会社日立ハイテクノロジーズ | 露光条件監視方法およびその装置並びに半導体デバイスの製造方法 |
JP4361248B2 (ja) * | 2002-07-31 | 2009-11-11 | 富士通マイクロエレクトロニクス株式会社 | フォトマスク、そのパターン欠陥検出方法及びそれを用いたパターン形成方法 |
-
2003
- 2003-05-16 JP JP2003139344A patent/JP4076906B2/ja not_active Expired - Fee Related
-
2004
- 2004-05-14 TW TW093113808A patent/TWI235828B/zh not_active IP Right Cessation
- 2004-05-17 EP EP20040733426 patent/EP1626270A4/en not_active Withdrawn
- 2004-05-17 KR KR1020057017717A patent/KR100723290B1/ko not_active IP Right Cessation
- 2004-05-17 WO PCT/JP2004/006622 patent/WO2004102171A1/ja active Application Filing
- 2004-05-17 US US10/556,916 patent/US7822262B2/en not_active Expired - Fee Related
- 2004-05-17 CN CNB2004800128851A patent/CN100483118C/zh not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6147635A (ja) * | 1984-08-14 | 1986-03-08 | Nippon Jido Seigyo Kk | パタ−ンの欠陥検査装置に用いるパタ−ンの判定方法 |
JPH05157534A (ja) | 1991-12-05 | 1993-06-22 | Matsushita Electric Ind Co Ltd | パターンマッチング方法 |
JPH10256326A (ja) | 1997-03-07 | 1998-09-25 | Sharp Corp | パターン検査方法及び検査装置 |
US6360948B1 (en) | 1998-11-27 | 2002-03-26 | Denso Corporation | Method of reading two-dimensional code and storage medium thereof |
JP2002109515A (ja) * | 2000-10-02 | 2002-04-12 | Topcon Corp | チップ検査方法及び装置 |
US20020149765A1 (en) | 2001-04-13 | 2002-10-17 | Tatsuya Fujii | Defect detection system |
Non-Patent Citations (1)
Title |
---|
See also references of EP1626270A4 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100369007C (zh) * | 2005-01-31 | 2008-02-13 | 英群企业股份有限公司 | 用于辨识键盘的自动视觉辨识系统 |
Also Published As
Publication number | Publication date |
---|---|
EP1626270A1 (en) | 2006-02-15 |
EP1626270A4 (en) | 2008-02-13 |
US7822262B2 (en) | 2010-10-26 |
US20070053579A1 (en) | 2007-03-08 |
KR100723290B1 (ko) | 2007-05-31 |
TW200426362A (en) | 2004-12-01 |
TWI235828B (en) | 2005-07-11 |
JP4076906B2 (ja) | 2008-04-16 |
KR20060002840A (ko) | 2006-01-09 |
CN1788195A (zh) | 2006-06-14 |
CN100483118C (zh) | 2009-04-29 |
JP2004347323A (ja) | 2004-12-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100744212B1 (ko) | 인쇄회로기판상의 결함을 검출하기 위한 시스템 및 방법 | |
KR101604005B1 (ko) | 검사 방법 | |
KR101298444B1 (ko) | 패턴의 라인폭 및/또는 위치 에러에 대한 검사 시스템 및 방법 | |
TWI440847B (zh) | 檢測方法 | |
US20150356727A1 (en) | Defect inspection method and defect inspection device | |
KR20210104028A (ko) | 부품 검사 동안의 기준 오정렬 보상 | |
EP1707971A1 (en) | Probing apparatus and positional deviation acquiring method | |
JP6980631B2 (ja) | 検査方法および検査装置 | |
JP2002310929A (ja) | 欠陥検査装置 | |
KR20010040998A (ko) | 입체 영상에 의한 자동 검사 시스템 및 그 검사 방법 | |
JP4988000B2 (ja) | パターン検査装置及びパターン検査方法 | |
JP3855244B2 (ja) | 顕微鏡を用いた3次元画像認識装置 | |
WO2004102171A1 (ja) | 外観検査方法、それに用いるマスタパターンおよび該マスタパターンを備える外観検査装置 | |
JP5318046B2 (ja) | 試料検査装置及び試料検査方法 | |
CN113884508B (zh) | 用于基板的线路量测系统 | |
JP2005003473A (ja) | 溶接痕の外観検査方法 | |
CN114299049A (zh) | 检测方法及装置、电子设备和存储介质 | |
KR101665764B1 (ko) | 묘화 장치, 기판 처리 시스템 및 묘화 방법 | |
JP3857668B2 (ja) | パターンの位置合わせ方法 | |
JP4664996B2 (ja) | 試料検査装置及び試料検査方法 | |
JP2013088342A (ja) | カラーフィルタ基板の欠陥検査方法 | |
JP2024070012A (ja) | 半導体素子の画像検査 | |
TW202332922A (zh) | 電性檢查裝置及電性檢查方法 | |
KR101400609B1 (ko) | 라인 스캔 카메라 보정 장치 및 방법 | |
JP2006170890A (ja) | ピクセルの検査方法、及び、ピクセルの検査装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020057017717 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20048128851 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004733426 Country of ref document: EP Ref document number: 2007053579 Country of ref document: US Ref document number: 10556916 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057017717 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004733426 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 10556916 Country of ref document: US |