WO2004084308A1 - Soiウェーハ及びその製造方法 - Google Patents
Soiウェーハ及びその製造方法 Download PDFInfo
- Publication number
- WO2004084308A1 WO2004084308A1 PCT/JP2004/003347 JP2004003347W WO2004084308A1 WO 2004084308 A1 WO2004084308 A1 WO 2004084308A1 JP 2004003347 W JP2004003347 W JP 2004003347W WO 2004084308 A1 WO2004084308 A1 WO 2004084308A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wafer
- silicon
- region
- single crystal
- active layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B15/00—Single-crystal growth by pulling from a melt, e.g. Czochralski method
- C30B15/20—Controlling or regulating
- C30B15/203—Controlling or regulating the relationship of pull rate (v) to axial thermal gradient (G)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76243—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04720203A EP1605510B1 (en) | 2003-03-18 | 2004-03-12 | Soi wafer and method for manufacturing same |
US10/546,693 US7518187B2 (en) | 2003-03-18 | 2004-03-12 | Soi wafer and a method for producing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003-073768 | 2003-03-18 | ||
JP2003073768A JP4854917B2 (ja) | 2003-03-18 | 2003-03-18 | Soiウェーハ及びその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004084308A1 true WO2004084308A1 (ja) | 2004-09-30 |
Family
ID=33027796
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2004/003347 WO2004084308A1 (ja) | 2003-03-18 | 2004-03-12 | Soiウェーハ及びその製造方法 |
Country Status (7)
Country | Link |
---|---|
US (1) | US7518187B2 (ja) |
EP (1) | EP1605510B1 (ja) |
JP (1) | JP4854917B2 (ja) |
KR (1) | KR101007678B1 (ja) |
CN (1) | CN100452408C (ja) |
TW (1) | TW200423378A (ja) |
WO (1) | WO2004084308A1 (ja) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200428637A (en) * | 2003-01-23 | 2004-12-16 | Shinetsu Handotai Kk | SOI wafer and production method thereof |
JP4854917B2 (ja) * | 2003-03-18 | 2012-01-18 | 信越半導体株式会社 | Soiウェーハ及びその製造方法 |
JP2006294737A (ja) * | 2005-04-07 | 2006-10-26 | Sumco Corp | Soi基板の製造方法及びその製造における剥離ウェーハの再生処理方法。 |
JP4604889B2 (ja) * | 2005-05-25 | 2011-01-05 | 株式会社Sumco | シリコンウェーハの製造方法、並びにシリコン単結晶育成方法 |
JP2007067321A (ja) * | 2005-09-02 | 2007-03-15 | Sumco Corp | Simox基板およびその製造方法 |
EP1981065B1 (en) * | 2005-12-27 | 2014-12-03 | Shin-Etsu Chemical Company, Ltd. | Process for producing soi wafer |
JP5121139B2 (ja) * | 2005-12-27 | 2013-01-16 | ジルトロニック アクチエンゲゼルシャフト | アニールウエハの製造方法 |
JP4805681B2 (ja) * | 2006-01-12 | 2011-11-02 | ジルトロニック アクチエンゲゼルシャフト | エピタキシャルウェーハおよびエピタキシャルウェーハの製造方法 |
FR2938118B1 (fr) | 2008-10-30 | 2011-04-22 | Soitec Silicon On Insulator | Procede de fabrication d'un empilement de couches minces semi-conductrices |
FR3003997B1 (fr) * | 2013-03-29 | 2015-03-20 | Soitec Silicon On Insulator | Procede de fabrication d'une structure composite |
JP2021130577A (ja) * | 2020-02-19 | 2021-09-09 | グローバルウェーハズ・ジャパン株式会社 | 半導体シリコンウェーハの製造方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000351690A (ja) * | 1999-06-08 | 2000-12-19 | Nippon Steel Corp | シリコン単結晶ウエーハおよびその製造方法 |
JP2001044398A (ja) * | 1999-07-30 | 2001-02-16 | Mitsubishi Materials Silicon Corp | 張り合わせ基板およびその製造方法 |
JP2001146498A (ja) * | 1999-11-12 | 2001-05-29 | Shin Etsu Handotai Co Ltd | シリコン単結晶ウエーハおよびその製造方法並びにsoiウエーハ |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06204150A (ja) * | 1992-12-28 | 1994-07-22 | Sumitomo Sitix Corp | 半導体用シリコン単結晶基板の製造方法 |
EP0691423B1 (en) * | 1994-07-06 | 1999-03-24 | Shin-Etsu Handotai Company Limited | Method for the preparation of silicon single crystal and fused silica glass crucible therefor |
JPH1079498A (ja) | 1996-09-03 | 1998-03-24 | Nippon Telegr & Teleph Corp <Ntt> | Soi基板の製造方法 |
JPH1140786A (ja) | 1997-07-18 | 1999-02-12 | Denso Corp | 半導体基板及びその製造方法 |
US6548382B1 (en) * | 1997-07-18 | 2003-04-15 | Silicon Genesis Corporation | Gettering technique for wafers made using a controlled cleaving process |
US6083324A (en) * | 1998-02-19 | 2000-07-04 | Silicon Genesis Corporation | Gettering technique for silicon-on-insulator wafers |
JP3932369B2 (ja) | 1998-04-09 | 2007-06-20 | 信越半導体株式会社 | 剥離ウエーハを再利用する方法および再利用に供されるシリコンウエーハ |
DE19823962A1 (de) * | 1998-05-28 | 1999-12-02 | Wacker Siltronic Halbleitermat | Verfahren zur Herstellung eines Einkristalls |
US6224668B1 (en) * | 1998-06-02 | 2001-05-01 | Shin-Etsu Handotai Co., Ltd. | Method for producing SOI substrate and SOI substrate |
US6077343A (en) * | 1998-06-04 | 2000-06-20 | Shin-Etsu Handotai Co., Ltd. | Silicon single crystal wafer having few defects wherein nitrogen is doped and a method for producing it |
JP3762144B2 (ja) * | 1998-06-18 | 2006-04-05 | キヤノン株式会社 | Soi基板の作製方法 |
JP2000082679A (ja) * | 1998-07-08 | 2000-03-21 | Canon Inc | 半導体基板とその作製方法 |
US6180497B1 (en) * | 1998-07-23 | 2001-01-30 | Canon Kabushiki Kaisha | Method for producing semiconductor base members |
JP2001144275A (ja) * | 1999-08-27 | 2001-05-25 | Shin Etsu Handotai Co Ltd | 貼り合わせsoiウエーハの製造方法および貼り合わせsoiウエーハ |
US6653209B1 (en) * | 1999-09-30 | 2003-11-25 | Canon Kabushiki Kaisha | Method of producing silicon thin film, method of constructing SOI substrate and semiconductor device |
JP2002134518A (ja) * | 2000-10-27 | 2002-05-10 | Mitsubishi Materials Silicon Corp | 抵抗率を調整したシリコンウェーハ及びそのウェーハの製造方法 |
JP3994665B2 (ja) * | 2000-12-28 | 2007-10-24 | 信越半導体株式会社 | シリコン単結晶ウエーハおよびシリコン単結晶の製造方法 |
US20020084451A1 (en) * | 2000-12-29 | 2002-07-04 | Mohr Thomas C. | Silicon wafers substantially free of oxidation induced stacking faults |
DE10124032B4 (de) * | 2001-05-16 | 2011-02-17 | Telefunken Semiconductors Gmbh & Co. Kg | Verfahren zur Herstellung von Bauelementen auf einem SOI-Wafer |
JP2003204048A (ja) * | 2002-01-09 | 2003-07-18 | Shin Etsu Handotai Co Ltd | Soiウエーハの製造方法及びsoiウエーハ |
JP4207577B2 (ja) * | 2003-01-17 | 2009-01-14 | 信越半導体株式会社 | Pドープシリコン単結晶の製造方法 |
JP4854917B2 (ja) * | 2003-03-18 | 2012-01-18 | 信越半導体株式会社 | Soiウェーハ及びその製造方法 |
-
2003
- 2003-03-18 JP JP2003073768A patent/JP4854917B2/ja not_active Expired - Fee Related
-
2004
- 2004-03-12 CN CNB2004800058863A patent/CN100452408C/zh not_active Expired - Lifetime
- 2004-03-12 US US10/546,693 patent/US7518187B2/en active Active
- 2004-03-12 WO PCT/JP2004/003347 patent/WO2004084308A1/ja active Application Filing
- 2004-03-12 EP EP04720203A patent/EP1605510B1/en not_active Expired - Lifetime
- 2004-03-12 KR KR1020057017178A patent/KR101007678B1/ko active IP Right Grant
- 2004-03-17 TW TW093107120A patent/TW200423378A/zh unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000351690A (ja) * | 1999-06-08 | 2000-12-19 | Nippon Steel Corp | シリコン単結晶ウエーハおよびその製造方法 |
JP2001044398A (ja) * | 1999-07-30 | 2001-02-16 | Mitsubishi Materials Silicon Corp | 張り合わせ基板およびその製造方法 |
JP2001146498A (ja) * | 1999-11-12 | 2001-05-29 | Shin Etsu Handotai Co Ltd | シリコン単結晶ウエーハおよびその製造方法並びにsoiウエーハ |
Non-Patent Citations (1)
Title |
---|
See also references of EP1605510A4 * |
Also Published As
Publication number | Publication date |
---|---|
US7518187B2 (en) | 2009-04-14 |
EP1605510A4 (en) | 2009-09-16 |
CN100452408C (zh) | 2009-01-14 |
EP1605510A1 (en) | 2005-12-14 |
KR20050109568A (ko) | 2005-11-21 |
KR101007678B1 (ko) | 2011-01-13 |
JP2004281883A (ja) | 2004-10-07 |
TWI334217B (ja) | 2010-12-01 |
CN1757115A (zh) | 2006-04-05 |
EP1605510B1 (en) | 2011-10-05 |
JP4854917B2 (ja) | 2012-01-18 |
US20060086313A1 (en) | 2006-04-27 |
TW200423378A (en) | 2004-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100743821B1 (ko) | 실리콘 단결정 육성 방법, 실리콘 웨이퍼 제조 방법 및 soi 기판 제조 방법 | |
KR100592965B1 (ko) | Soi기판의 제조방법 | |
JP2006294737A (ja) | Soi基板の製造方法及びその製造における剥離ウェーハの再生処理方法。 | |
WO2002053812A1 (fr) | Plaquette de silicium monocristallin et son procede de production | |
US7186628B2 (en) | Method of manufacturing an SOI wafer where COP's are eliminated within the base wafer | |
US7129123B2 (en) | SOI wafer and a method for producing an SOI wafer | |
WO2004084308A1 (ja) | Soiウェーハ及びその製造方法 | |
EP1589580B1 (en) | An soi wafer and method for producing the same | |
JP4380141B2 (ja) | シリコンウェーハの評価方法 | |
JP2004153081A (ja) | Soiウエーハ及びsoiウエーハの製造方法 | |
JP3618254B2 (ja) | Soi基板の製造方法 | |
JP4380162B2 (ja) | Soiウエーハ及びその製造方法 | |
JP2005072108A (ja) | Soiウェーハの製造方法及びsoiウェーハ | |
JP2004265904A (ja) | Soiウエーハ及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref document number: 2006086313 Country of ref document: US Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10546693 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004720203 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20048058863 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020057017178 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057017178 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004720203 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 10546693 Country of ref document: US |