WO2004073060A1 - Polishing apparatus and two-step method of polishing a metal layer of an integrated circuit - Google Patents

Polishing apparatus and two-step method of polishing a metal layer of an integrated circuit Download PDF

Info

Publication number
WO2004073060A1
WO2004073060A1 PCT/IB2004/050047 IB2004050047W WO2004073060A1 WO 2004073060 A1 WO2004073060 A1 WO 2004073060A1 IB 2004050047 W IB2004050047 W IB 2004050047W WO 2004073060 A1 WO2004073060 A1 WO 2004073060A1
Authority
WO
WIPO (PCT)
Prior art keywords
polishing
etching agent
metal
period
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2004/050047
Other languages
English (en)
French (fr)
Inventor
Viet Nguyen Hoang
Roel Daamen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to US10/544,411 priority Critical patent/US7709387B2/en
Priority to JP2006502538A priority patent/JP2006517737A/ja
Priority to EP04704693A priority patent/EP1595286A1/en
Publication of WO2004073060A1 publication Critical patent/WO2004073060A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/32115Planarisation
    • H01L21/3212Planarisation by chemical mechanical polishing [CMP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/7684Smoothing; Planarisation

Definitions

  • the invention relates to a method of manufacturing an integrated circuit (IC), the method comprising the steps of providing a pre-fabricated IC comprising an electrical device and having a surface coated with in this order, a dielectric material and a metal, the dielectric material having an opening, and the metal extending into the opening thereby electrically contacting the electrical device, and removing portions of the metal outside the opening by polishing using a polishing liquid.
  • IC integrated circuit
  • the invention further relates to a polishing apparatus for carrying out this method.
  • ICs are equipped with at least one electrical device and with an in- laid metal structure which connects the electrical device with terminals at the outer surface of the IC and with other electrical devices, if present.
  • the terminals can be used to provide the electrical input signals and output signals to the IC.
  • the shape of the in-laid metal structure determines which functions can be performed by the IC.
  • the in- laid metal structure may comprise several levels of metal lines and vias which connect metal lines of, e.g., adjacent levels. The metal lines are mutually electrically insulated by a dielectric material.
  • the in-laid metal structure of an IC When manufacturing the in-laid metal structure of an IC, first a layer of the dielectric material is deposited and one or more openings are made in the dielectric material.
  • the openings may be made at the positions of the in-laid metal structure or of the electrical device by means of, e.g., lithography and etching.
  • the metal is deposited into the openings thereby electrically contacting the at least one electrical device.
  • the electrical device may be contacted directly or, alternatively, it may be contacted by contacting an interconnect structure which is contacted to the electrical device.
  • the metal is present also outside the openings.
  • the IC obtained by these steps is referred to as a pre-fabricated IC.
  • the metal outside the openings may cause short-circuits between metal lines, it needs to be removed before new parts of the in- laid metal structure can be manufactured.
  • the pre-fabricated IC provided with the metal is polished after depositing the metal.
  • the dielectric material and the metal inside the openings form a relatively smooth surface on which the next level of the in-laid metal structure can be deposited.
  • polishing in particular the following two effects have to be avoided: removing parts of the dielectric material around the patterned metal, often referred to as erosion, and/or removing parts of the metal inside the openings, often referred to as dishing.
  • these two unwanted effects are minimized by optimizing polishing parameters such as the chemical composition of the polishing liquid, the mechanical structure of the polishing surface, the rotational speed of the polishing surface and the pressure with which the pre-fabricated IC is pressed against the polishing surface.
  • the metal residues which are present outside the openings when the end point is reached are removed by a process called overpolishing, i.e. polishing continues after reaching the end point for a so-called overpolish time in order to remove the metal residues.
  • the yield is relatively low because either the overpolish time is too short and metal residues remain on the surface, or the overpolish time is long enough to remove the metal residues but too long to avoid erosion and/or dishing. Due to these two effects the resulting in-laid metal structure may have an electrical resistance which does not comply with the predetermined specifications, and the IC has to be rejected, resulting in a lower yield.
  • the object according to the invention is realized in that, after polishing the pre-fabricated IC for a first period of time, an etching agent is added to the polishing liquid while continuing polishing for a second period of time for removing portions of the metal remaining outside the opening.
  • the pre-fabricated IC is first polished for the first period of time to remove portions of the metal outside the opening, analogous to the known method. Subsequently, the etching agent is added to the polishing liquid and polishing is continued for a second period of time.
  • the polishing liquid used in the known method also comprises an etching agent.
  • the known polishing liquid further comprises an oxidizer to oxidize the metal and a corrosion inhibitor for controlling the removal rate of the metal.
  • the respective concentrations of the etching agent, the oxidizer and the corrosion inhibitor are chosen such that the metal is removed effectively while erosion and/or dishing are avoided.
  • the respective concentrations of the etching agent, the oxidizer and the corrosion inhibitor have to be carefully adjusted.
  • the concentration of the etching agent is deliberately increased by adding the etching agent after the first period of time.
  • the etching agent comprised in the polishing liquid during the first period of time may be different from the etching agent added after the first period of time.
  • the polishing liquid After adding the etching agent the polishing liquid is more corrosive and therefore, the metal is removed more effectively.
  • the polishing liquid comprises an oxidizer
  • adding the etching agent reduces the thickness of the oxidized metal, resulting in a higher metal removal rate. Therefore, the metal residuals are substantially reduced after a relatively short overpolish time.
  • the etching agent were added to the polishing liquid before starting the polishing operation, severe erosion and/or dishing would occur resulting in a lower yield.
  • By adding the etching agent after the first period of time erosion and/or dishing during the first period of time is not increased. However, some erosion and/or dishing may occur during the second period of time, i.e. after adding the etching agent.
  • the invention is based on the observation that erosion and/or dishing during the second period of time is less severe than erosion and/or dishing due to the relatively long overpolish time in the known method.
  • the overpolish time is reduced, which results in a shorter total processing time and therefore, in a higher throughput and a corresponding reduction in costs.
  • the electrical resistance of the in-laid metal structure obtained is relatively uniform, i.e. at different locations within the pre-fabricated IC the electrical resistance is substantially the same.
  • the electrical resistance of the in-laid metal structures of these prefabricated ICs is relatively uniform as well.
  • a further polishing liquid is added while continuing polishing for a third period of time for removing the etching agent from the pre-fabricated integrated circuit.
  • the etching agent is in contact with the surface of the pre-fabricated IC being polished only for a relatively short period of time which is determined mainly by the duration of the second period of time.
  • the etching agent is removed as fast as possible from this surface during the third period of time.
  • the further polishing liquid may be substantially identical to the polishing liquid. Alternatively, it may be de-ionized water to which a corrosion inhibitor may be added. It is advantageous if the third period of time is long enough to effectively remove the etching agent, but not too long in order to avoid dishing and/or erosion. It has been found experimentally that the duration of the third period of time is preferably between 15 and 120 seconds, and more preferably between 30 and 60 seconds.
  • the second period of time is between 1 and 15 seconds. In the case of a longer second period of time erosion and/or dishing may deteriorate the yield. Ideally, the second period of time is as short as possible, yet still sufficient to effectively remove the metal residuals effectively. Preferably, the second period of time is shorter than 5 seconds, e.g. between 1 and 3 seconds.
  • the dielectric material and the metal of the pre-fabricated IC are separated by a barrier layer.
  • the metal cannot be deposited directly onto the dielectric material because of the risk of diffusion of the metal into the dielectric material. Therefore, the barrier layer is often arranged between these two materials to counteract diffusion.
  • a material comprising tantalum is used as the barrier layer.
  • This material is very capable of preventing the diffusion of metal, in particular of copper, and it hardly diffuses itself into the dielectric material.
  • it is supplied in a double layer of tantalum nitride and tantalum because the former material adheres well to the dielectric material, and metals, in particular copper, adhere well to the latter.
  • tantalum adheres well to tantalum nitride.
  • the barrier layer it is advantageous if during the first period of time the barrier layer is locally exposed. The inventors have gained the insight that in many cases the metal is removed at effectively a constant rate until the barrier layer is exposed.
  • the first period of time ends once the barrier layer is exposed, and the etching agent is added directly after exposing the barrier layer. It is advantageous if a substantially abrasive-free polishing liquid is used as the first polishing liquid. This type of polishing liquid, which contains no or only a small amount of abrasive particles, is very suited for the removal of relatively soft metals and results in a smooth polished surface. In particular, dishing is reduced.
  • the method according to the invention is particularly attractive if the dielectric material has a dielectric constant smaller than that of silicon dioxide.
  • Such dielectric materials which are attractive because the IC equipped with these materials has favorable high-frequency characteristics, are often mechanically relatively weak. Therefore, these materials are particularly sensitive to damage during overpolishing in the known method. The advantages of the method according to the invention are particularly evident for these materials.
  • the metal comprises copper. This metal is particularly attractive because the IC equipped with copper has favorable high-frequency characteristics. However, copper residuals are particularly difficult to remove by overpolishing according to the known method, whereas the method according to the invention is particularly effective in removing copper residuals.
  • the pre-fabricated IC is polished using a polishing member having a polishing surface, the polishing surface being provided with the polishing liquid, the etching agent being added to the polishing liquid by providing the etching agent to the polishing surface.
  • the etching agent By adding the etching agent directly to the polishing surface it is possible to change the composition of the polishing liquid relatively fast. If the etching agent were added to the polishing liquid prior to dispensing the polishing liquid to the polishing surface, the buildup of a steady state after adding the etching agent would be relatively slow due to the final residence time of the polishing liquid on the polishing surface. The removal of the metal residuals is better and erosion and/or dishing are relatively small when the steady state is reached as quickly as possible. Ideally, adding the etching agent results in an etch shock.
  • the polishing apparatus comprises an etching agent supply means for supplying an etching agent to the polishing surface and a system control means enabling the etching agent supply means to add the etching agent to the polishing liquid after having polished a pre-fabricated IC for a first period of time.
  • etching agent is added by etching agent supply means which is controlled by a system control means.
  • the polishing apparatus further comprises an end point detector for detecting an end point and for providing an end point signal to the system control means, the system control means being arranged to enable the etching agent supply means to add the etching agent to the polishing liquid when being provided with the end point signal.
  • end point detectors are well-known.
  • the end point detector often is an optical system which measures the reflectivity of the surface of the pre-fabricated IC being polished.
  • the reflectivity of the surface changes and an end point signal is generated by the end point detector.
  • This end point signal is provided to the system control means which, when provided with it, enables the etching agent supply means to add the etching agent to the polishing liquid. In this way it is assured that the etching agent is added at a point in time which results in particularly good results.
  • the polishing apparatus further comprises a workpiece holder for holding the pre-fabricated IC and for pressing it against the polishing surface, the polishing member being rotatable around an axis which is substantially perpendicular to the polishing surface, the polishing surface having an area which during polishing is contacted by the pre-fabricated IC, the etching agent supply means being arranged to supply the etching agent to at least part the area.
  • the point of time when the etching agent contacts the pre-fabricated IC is well-controlled. It is determined by the distance between the position where the etching agent is supplied to the polishing surface and the position of the pre-fabricated IC, and by the rotational speed of the polishing member.
  • the workpiece holder is rotatable around a further axis which is substantially perpendicular to the polishing surface as well.
  • the area has an outer edge in a radial direction, the etching agent supply means being arranged to supply the etching agent close to the outer edge.
  • the etching agent may be added to the polishing liquid anywhere on the polishing surface. Experimentally, it was observed that adding the etching agent close to the outer edge in the radial direction yielded the best results. This is attributed to the fact that in this case the etching agent was removed quickly by the rotation of the polishing member.
  • the preferred position to supply the etching agent is as close as possible to the edge of the polishing surface, but still within the area which is contacted by the pre-fabricated IC during the polishing.
  • Figs. 1A - ID are cross-sections through the IC at various steps of the method.
  • Fig. 2 is a schematic drawing of the chemical mechanical polishing apparatus. The Figures are not drawn to scale. In the Figures, like reference numerals generally refer to like parts.
  • the method for manufacturing an IC comprises the step of providing the prefabricated IC 10 shown in Fig. 1A.
  • the pre-fabricated IC 10 comprises a substrate 4 with one or more electrical devices 2.
  • the substrate 4 may be, e.g., a silicon, a silicon on insulator
  • the electrical device 2 may be, e.g., a transistor such as a metal oxide semiconductor field effect transistor (MOSFET), or any type of diode or any other electrical device, which can be integrated in an IC.
  • the pre-fabricated IC 10 has a surface 11 which is coated, in this order, with a dielectric material 12 and a metal 15.
  • the dielectric material 12 has an opening 13 and the metal 15 extends into the opening 13 thereby electrically contacting the electrical devices 2.
  • the surface 11 is a surface of the substrate 4.
  • the surface coated with the dielectric material 12 and the metal 15 is a surface obtained after manufacturing part of the metal in- laid structure such as, e.g., the surface 11 ' shown in Fig. ID.
  • the metal 15 may comprise, e.g., aluminum, tungsten or, preferably, copper.
  • the dielectric material 12 may be silicon dioxide or, preferably, a dielectric material which has a dielectric constant smaller than silicon dioxide, often referred to as low-K material, such as, e.g., porous SiLKTM. This material is described in Waeterloos, J.J. et al., "Integration feasibility of porous SiLK semiconductor dielectric", in Proceedings of the IEEE 2001 International Interconnect Technology Conference, Burlingame, California, USA, 4-6 June 2001, p.253-4. It is marketed by Dow Chemical from Midland, Michigan, USA.
  • a material as described in US-Bl-6,352,945 and/or US-Bl-6,383,955 may be used.
  • An embodiment of this material is commercially available under the name AuroraTM which is marketed by ASM International from Bilthoven, the Netherlands.
  • the dielectric material 12 is a low-K material and the metal 15 is copper.
  • the dielectric material 12 and the metal 15 of the pre-fabricated integrated circuit 10 are separated by the barrier layer 14 in order to reduce the diffusion of copper into and/or through the dielectric material 12.
  • the barrier layer 14 is electrically conducting, but its relatively low electrical conductivity prevents its use as a conductor other than for a relatively small resistance corresponding to the thickness of the barrier layer 14.
  • the barrier layer 14 may, e.g., comprise tantalum and tantalum nitride. After finishing the method the barrier layer 14 and the metal 15 inside the opening 13 are parts of the in-laid metal structure.
  • the barrier layer 14 is omitted and the dielectric material 12 and the metal 15 are in direct contact.
  • a polishing liquid 24 may comprise chemical mechanical polishing (CMP) and/or abrasive-free polishing (AFP).
  • CMP chemical mechanical polishing
  • AFP abrasive-free polishing
  • the polishing liquid 24 may comprise relatively small amounts such as, e.g., 2-5 weight % of abrasive particles.
  • abrasive particles may be fixed to the polishing surface 22 of the polishing member 27 shown in Fig. 2 and described below.
  • relatively soft metals 15 such as, e.g., copper it is preferred that the polishing liquid 24 comprises less than 0.5 weight % of abrasive particles.
  • the polishing liquid 24 is substantially free from abrasive particles.
  • the polishing liquid 24 is optimized for removing bulk material of metal 15, i.e. interactions between the metal 15 and the underlying material are not considered when adjusting the composition of the polishing liquid 24. Therefore, it is advantageous if during the first period of time the metal 15 is removed to the extent that interactions between the metal 15 and the underlying material, e.g. the barrier layer 14 if present, are not determining the material removal yet, while the metal 15 is removed as much as possible. This optimum is approximately reached when the underlying material, in the embodiment of Figs. 1A-D the barrier layer 14, starts to be locally exposed as shown in Fig. IB.
  • portions of the metal 15 may be removed during the first period of time only to such an extent that the underlying material is not fully exposed, yet provided that a substantial amount of metal 15 outside the opening 13 is removed during the first period of time.
  • the polishing liquid 24 is no longer optimized for efficient removal of the metal 15 outside the opening 13 because of the above mentioned interactions between the metal 15 and the underlying layer. It has been found experimentally that once the underlying layer, in the embodiment of Figs. 1A-D the barrier layer 14, is exposed, the metal removal rate is reduced. This effect is found to be particularly severe if the metal 15 comprises copper and if the barrier layer 14 is present. It may, however, also occur when the barrier layer 14 is omitted. In this case the interaction between the metal 15 and the underlying material such as, e.g., the dielectric material 12 may reduce the material removal rate as well. According to the invention an etching agent 25 is added to the polishing liquid
  • the etching agent 25 is acidic and has a relatively small tendency to promote the formation of oxides. It may comprise, e.g., HC1 in a concentration of 0.05 to 1 M.
  • the second period of time is about 1-5 seconds.
  • the polishing apparatus 20 comprises a polishing member 27 having a polishing surface 22.
  • the polishing member 27 is a substantially flat disk which is rotatable around an axis as indicated by arrow 28, the axis being substantially perpendicular to the polishing surface 22.
  • the polishing surface 22 may comprise abrasive particles fixed to the polishing surface 22.
  • the polishing surface 22 may comprise abrasive particles, which are not fixed to the polishing surface 22 but which are supplied to the polishing surface 22 as part of the polishing liquid 24 by a polishing liquid supply unit 23.
  • the polishing surface 22 and the polishing liquid 24 are free of abrasive particles, in particular when the metal 15 comprises copper.
  • the polishing apparatus 20 further comprises a polishing liquid supply unit 23 for supplying the polishing liquid 24 during the first period of time and the further polishing liquid 240 during the third period of time to the polishing surface 22.
  • a polishing liquid supply unit 23 for supplying the polishing liquid 24 during the first period of time and the further polishing liquid 240 during the third period of time to the polishing surface 22.
  • the first period of time at least that part of the polishing surface 22 which is in contact with the pre-fabricated IC 10 is substantially covered by a film formed by the polishing liquid 24.
  • the third period of time at least that part of the polishing surface 22 which is in contact with the prefabricated IC 10, is substantially flushed by the further polishing liquid 240.
  • the polishing liquid 24 and the further polishing liquid 240 are supplied by the same nozzle.
  • the further polishing liquid 240 is supplied by a further nozzle. This is in particular advantageous if the polishing liquid 24 and the further polishing liquid 240 do not have identical chemical compositions.
  • the polishing station 21 has a workpiece holder 40 for holding the prefabricated IC 10 and for pressing it against the polishing surface 22.
  • the workpiece holder 40 can be rotated by a motor around a further axis as indicated by arrow 42.
  • the polishing apparatus 20 further comprises an etching agent supply unit 33 for supplying the etching agent 25 to the polishing surface 22.
  • the etching agent 25 is dispensed by a nozzle 31 designed to dispense small amounts of, e.g., 1-20 ml of etching agent.
  • the amount and the moment of dispensing the etching agent 25 are controlled by a system control unit 26, i.e. the system control unit 26 enables the etching agent supply unit 33 to add the etching agent 25 to the polishing liquid 24 on the polishing surface 22 after having polished a pre-fabricated IC 10 for a first period of time.
  • the system control unit 26 is a computer provided with an information carrier 28 with a computer program.
  • the computer program comprises instructions to execute the method according to the invention.
  • the polishing tool 20 further comprises an end point detector 35 for detecting an end point and for providing an end point signal to the system control unit 26.
  • the system control unit is arranged to enable the etching agent supply unit 33 to add the etching agent 25 to the polishing liquid 24 when being provided with the end point signal.
  • the etching agent 25 is supplied directly after detecting the end point signal.
  • the end point detector often is an optical system which measures the reflectivity of the surface of the pre-fabricated IC being polished. When a lower layer of material, e.g. the barrier layer, if present, is exposed, the reflectivity of the surface changes and an end point signal is generated by the end point detector.
  • the end point detector 35 is integrated into the polishing apparatus 20. It comprises a laser which is directed to the surface being polished via a small window in the polishing surface 22.
  • the moment at which the etching agent is to be added may be determined without an end point detector 35 by visual inspection of the pre-fabricated IC surface being polished. To this end polishing is interrupted from time to time and the surface is inspected. When the material below the metal 15 is exposed the reflectivity of the surface changes. By adding up the total polishing time required to reach this state, the duration of the first period of time is obtained. Once the duration of the first period of time is dete ⁇ nined using, e.g., this criterion, the etching agent is added, either manually or, preferably, automatically to the polishing liquid 24 after having polished for this duration.
  • the polishing surface 22 has an area 45 which during polishing is contacted by the pre-fabricated IC 10, and the etching agent supply unit 33 is arranged to supply the etching agent 25 to the area 45.
  • the area 45 has an outer edge 46 in a radial direction and the etching agent supply unit 33 is arranged to supply the etching agent 25 close to the outer edge 46.
  • the etching agent 25 is supplied within at most 5 cm from the outer edge 46.
  • the invention relates to a method of manufacturing an IC starting with providing a pre-fabricated integrated circuit 10 comprising an electrical device 2 and having a surface 11 coated with a dielectric material 12 and a metal 15.
  • the dielectric material 12 which may be separated from the metal 15 by the barrier layer 14, has an opening 13, which is filled by the metal 15. Portions of the metal 15 outside the opening 13 are removed by polishing for a first period of time, after which an etching agent 25 is added to the polishing liquid 24 and polishing is continued for a second period of time for removing portions of the metal 15 remaining outside the opening 13.
  • the polishing apparatus 40 is able to perfo ⁇ n this method.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Weting (AREA)
PCT/IB2004/050047 2003-02-11 2004-01-23 Polishing apparatus and two-step method of polishing a metal layer of an integrated circuit Ceased WO2004073060A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/544,411 US7709387B2 (en) 2003-02-11 2004-01-23 Polishing apparatus and two-step method of polishing a metal layer of an integrated circuit
JP2006502538A JP2006517737A (ja) 2003-02-11 2004-01-23 集積回路の金属層の研磨装置および2段階研磨方法
EP04704693A EP1595286A1 (en) 2003-02-11 2004-01-23 Polishing apparatus and two-step method of polishing a metal layer of an integrated circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP03100284.3 2003-02-11
EP03100284 2003-02-11

Publications (1)

Publication Number Publication Date
WO2004073060A1 true WO2004073060A1 (en) 2004-08-26

Family

ID=32865028

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2004/050047 Ceased WO2004073060A1 (en) 2003-02-11 2004-01-23 Polishing apparatus and two-step method of polishing a metal layer of an integrated circuit

Country Status (7)

Country Link
US (1) US7709387B2 (enExample)
EP (1) EP1595286A1 (enExample)
JP (1) JP2006517737A (enExample)
KR (1) KR20050094481A (enExample)
CN (1) CN100568485C (enExample)
TW (1) TWI324798B (enExample)
WO (1) WO2004073060A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102006040585B4 (de) * 2006-08-30 2013-02-07 Infineon Technologies Ag Verfahren zum Auffüllen eines Grabens in einem Halbleiterprodukt
CN103985668B (zh) * 2014-05-13 2018-02-23 上海集成电路研发中心有限公司 铜互连的制备方法
US11898081B2 (en) 2019-11-21 2024-02-13 Tokyo Ohka Kogyo Co., Ltd. Ruthenium-etching solution, method for manufacturing ruthenium-etching solution, method for processing object to be processed, and method for manufacturing ruthenium-containing wiring
JP6895577B2 (ja) * 2019-11-21 2021-06-30 東京応化工業株式会社 エッチング液、エッチング液の製造方法、被処理体の処理方法、及びルテニウム含有配線の製造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1085067A1 (en) * 1999-09-20 2001-03-21 Fujimi Incorporated Polishing composition and polishing process
US6326299B1 (en) * 1998-11-09 2001-12-04 Hitachi, Ltd. Method for manufacturing a semiconductor device
US6482743B1 (en) * 1999-09-13 2002-11-19 Sony Corporation Method of forming a semiconductor device using CMP to polish a metal film

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5854140A (en) * 1996-12-13 1998-12-29 Siemens Aktiengesellschaft Method of making an aluminum contact
US5934980A (en) * 1997-06-09 1999-08-10 Micron Technology, Inc. Method of chemical mechanical polishing
JP3293783B2 (ja) * 1998-11-10 2002-06-17 日本電気株式会社 半導体装置の製造方法
US6436829B1 (en) * 2000-08-04 2002-08-20 Agere Systems Guardian Corp. Two phase chemical/mechanical polishing process for tungsten layers
US20020098673A1 (en) * 2001-01-19 2002-07-25 Ming-Shi Yeh Method for fabricating metal interconnects
US6660627B2 (en) * 2002-03-25 2003-12-09 United Microelectronics Corp. Method for planarization of wafers with high selectivities

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6326299B1 (en) * 1998-11-09 2001-12-04 Hitachi, Ltd. Method for manufacturing a semiconductor device
US6482743B1 (en) * 1999-09-13 2002-11-19 Sony Corporation Method of forming a semiconductor device using CMP to polish a metal film
EP1085067A1 (en) * 1999-09-20 2001-03-21 Fujimi Incorporated Polishing composition and polishing process

Also Published As

Publication number Publication date
TWI324798B (en) 2010-05-11
KR20050094481A (ko) 2005-09-27
CN100568485C (zh) 2009-12-09
CN1748302A (zh) 2006-03-15
EP1595286A1 (en) 2005-11-16
TW200507093A (en) 2005-02-16
US20060134915A1 (en) 2006-06-22
US7709387B2 (en) 2010-05-04
JP2006517737A (ja) 2006-07-27

Similar Documents

Publication Publication Date Title
US6797606B2 (en) Semiconductor integrated circuit device and manufacturing method of semiconductor integrated circuit device
US6274478B1 (en) Method for forming a copper interconnect using a multi-platen chemical mechanical polishing (CMP) process
US6806193B2 (en) CMP in-situ conditioning with pad and retaining ring clean
JP2004534377A (ja) 集積回路を平坦化するための粘性保護オーバレイ層
TW200406812A (en) Method of forming a raised contact for a substrate
US6573173B2 (en) Method for forming a copper interconnect using a multi-platen chemical mechanical polishing (CMP) process
KR100729972B1 (ko) 화학적 기계적 연마 후 반도체 웨이퍼를 세정 및 처리하기 위한 방법
US7709387B2 (en) Polishing apparatus and two-step method of polishing a metal layer of an integrated circuit
US6936534B2 (en) Method for the post-etch cleaning of multi-level damascene structures having underlying copper metallization
WO2006112202A1 (ja) 半導体装置及びその製造方法
US20040266185A1 (en) Method for reducing integrated circuit defects
CN100353521C (zh) 使用化学机械研磨法制造半导体元件的内连线结构的方法
US20040074517A1 (en) Surfactants for chemical mechanical polishing
US20050218008A1 (en) Method of manufacturing semiconductor device
Peethala et al. Wet Chemical Processes for BEOL Technology
KR20050063105A (ko) 반도체 소자의 금속 배선 형성 방법

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004704693

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2006134915

Country of ref document: US

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 10544411

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 20048039241

Country of ref document: CN

Ref document number: 1020057014701

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2006502538

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 1020057014701

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2004704693

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 10544411

Country of ref document: US