WO2004070769A2 - Verfahren zur herstellung eines chipnutzens mittels eines hitze- und druckprozesses unter verwendung eines thermoplastischen materials - Google Patents
Verfahren zur herstellung eines chipnutzens mittels eines hitze- und druckprozesses unter verwendung eines thermoplastischen materials Download PDFInfo
- Publication number
- WO2004070769A2 WO2004070769A2 PCT/DE2004/000164 DE2004000164W WO2004070769A2 WO 2004070769 A2 WO2004070769 A2 WO 2004070769A2 DE 2004000164 W DE2004000164 W DE 2004000164W WO 2004070769 A2 WO2004070769 A2 WO 2004070769A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- chip carrier
- carrier plate
- plate
- semiconductor chips
- transfer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- a chip benefit or composite wafer is a plastic plate connected to semiconductor chips, as is known from the publication US Pat. No. 6,072,234 under the name "Neo-Wafer”.
- the plastic plate has a dispensed or pressure-pressed plastic mass.
- a chip benefit additionally has an overwiring substrate equipped with semiconductor chips.
- the top of the rewiring substrate, which carries the semiconductor chips, is covered by a plastic compound while the semiconductor chips are embedded.
- the back of the rewiring substrate has external contact surfaces, which can be equipped with external contacts.
- Such chip benefits thus have several electronic components and can finally be separated into individual electronic components.
- a disadvantage of these chip benefits is their cost-intensive, complex structure, which can only be achieved by means of cost-intensive process steps and complex devices.
- the object of the invention is to provide a method and a device which lead to cost savings in the production of chip benefits.
- a method for producing a chip benefit is created which produces a chip benefit in a simple manner by means of a heat and pressure process using a thermoplastic material.
- a chip carrier plate is first provided.
- the top of this chip carrier plate is equipped with semiconductor chips. These semiconductor chips are arranged in rows and columns while maintaining a distance a between the columns and a distance b between the rows on the chip carrier plate.
- a transfer plate is also provided.
- One of the two plates is deformably softened during a heating step, while the other remains dimensionally stable. Then the transfer plate and the chip carrier plate are pressed together. The semiconductor chips are pressed into the deformable transfer plate or the deformable chip plate until an upper side of the deformable transfer or chip carrier plate and the upper sides of the semiconductor chips form a common and essentially leveled upper side. After the semiconductor chips have been pressed into the deformable plate, the dimensionally stable plate is removed.
- the method has the advantage that a benefit can be produced inexpensively with simple means, in which the top sides of the semiconductor chips are free of plastic and form a common top side with the deformable plastic of the chip carrier plate or the transfer plate. On this common, leveled upper side, wiring structures with external contact surfaces can then be applied with a precision and magnitude that were previously only possible on semiconductor wafers.
- the production with half terchips of equipped rewiring substrates are completely saved, since the chip benefit according to the invention with the embedded semiconductor chips and exposed top sides of the semiconductor chips is available as a substrate for a rewiring structure and for attaching external contacts.
- one of the two plates which are used as a chip carrier plate or as a transfer plate, is heated above its glass transition temperature in the heating step, while the dimensionally stable plate is kept at a temperature below the glass transition temperature.
- the glass transition temperatures of the chip carrier plate and transfer plate differ by about a factor of ten, both can be made from a thermoplastic.
- the dimensionally stable plate can be made from a thermoset which has already hardened and remains dimensionally stable up to its decomposition temperature, while the plate into which the semiconductor chips are to be pressed during heating consists of a thermoplastic material with a relatively low glass transition temperature below the decomposition temperature of the thermoset.
- a dimensionally stable transfer plate can be a completely flat plate, so that when the transfer plate and the chip carrier plate are pressed together, a completely flat, common top side is formed from the semiconductor chip top side and the plastic top side of the chip carrier plate.
- the tops of the semiconductor chips have integrated circuits with their freely accessible contact areas.
- the method thus has the advantage that the contact areas are no longer exposed when a rewiring structure is applied to the chip benefit must be, since the top of the semiconductor chips remains free of the plastic mass of the chip carrier plate and no additional plastic layer on the top of the semiconductor chips are to be applied before rewiring. This saves further previously customary method steps, namely applying a common insulation layer and a method step for opening contact windows of the semiconductor chip in this common insulation layer before applying a rewiring structure.
- a device in particular for carrying out the method according to the invention has a transfer plate made of a dimensionally stable material during the heating step, which is provided with stamp surfaces.
- the arrangement and size of the stamp surfaces are adapted to the semiconductor chips on a deformable chip carrier plate. Before the dimensionally stable transfer plate and the chip carrier plate equipped with semiconductor chips are pressed together, the stamp surfaces are aligned with the semiconductor chips, so that the stamp surfaces when the chip carrier plate and
- Transfer plate support the penetration of the semiconductor chips into the deformable chip carrier plate.
- Such a device has the advantage that the upper side of the transfer plate does not touch the deformable material of the chip carrier plate and sticking to it is avoided.
- the chip carrier plate preferably has a thermoplastic plastic.
- the device for carrying out the method according to the invention can have a transfer plate made of deformable material, such as a thermoplastic film, and the chip carrier plate can have a dimensionally stable material.
- the top of the semiconductor chips are on the dimensionally stable chip carrier plate arranged.
- the transfer and chip carrier plates are heated and pressed together, the rear sides and the edge sides of the semiconductor chips are pressed into the deformable transfer plate. This creates a plane on the upper side of the chip carrier plate, which is formed from deformable material of the transfer plate and the upper sides of the semiconductor chips.
- the transfer plate accommodates the semiconductor chips, while the dimensionally stable chip carrier plate is finally removed in order to ensure access to the contact areas on the top side of the semiconductor chips and to apply a rewiring structure to the common level of transfer plate material and top sides of the semiconductor chips.
- the device has a surface press for both variants.
- This surface press in turn has at least one heatable pressing surface with which the transfer plate and / or the chip carrier plate can be heated above the lower of the two glass transition temperatures.
- the heated pressing surfaces with transfer plate or chip carrier plate are pressed together precisely until the tops of semiconductor chips and deformable material are leveled.
- the individual chips are applied to a chip benefit at a defined distance on a thermoplastic carrier.
- the individual chips are encased and embedded using heat and a defined force.
- the size of the benefit is not limited by the material properties, 3) a positional accuracy of the semiconductor chips regardless of the material of the panel,
- thermoplastics for the carrier plate and transfer plate, which enables increased thermal and mechanical stress in subsequent processes
- radiation-crosslinked thermoplastics which, after appropriate treatment, for example with beta rays, have thermosetting properties
- thermoplastics Due to the properties of the thermoplastics and due to the leveled common surface consisting of surfaces of the semiconductor chips and plastic surfaces, thin-film techniques such as sputtering, photolithography, galvanic reinforcement of metal layers as well as dry and wet etching can advantageously be used for further processing.
- connecting lines can be produced by an order of magnitude using thick film techniques.
- FIG. 1 shows a schematic cross section of a device for carrying out the method according to the invention
- FIG. 2 shows a schematic cross section of an alternative device for carrying out the method according to the invention
- FIG. 3 shows a schematic cross section of a chip benefit which is produced with the aid of one of the devices according to FIG. 1 or FIG. 2,
- FIG. 4 shows a basic plan view of a chip use according to FIG. 3.
- FIG. 1 shows a schematic cross section of an apparatus for performing the method.
- This device has a dimensionally stable transfer plate 5 which is equipped with transfer stamps 9. Furthermore, the device has a deformable chip carrier plate 2, which has semiconductor chips 4 arranged in rows and columns on its upper side 3. While the deformable chip carrier plate 2 has a thermoplastic, the transfer plate is dimensionally stable and made from a thermoplastic. The glass transition temperature of the thermoplastic of the chip carrier plate 2 is below the decomposition temperature of the thermoset of the transfer plate 5.
- the device can raise the chip carrier plate 2 and the transfer plate 5 to a process temperature above the glass transition temperature of the chip carrier plate 2 and below the decomposition temperature of the thermoset Heat up the transfer plate 5.
- the plates 2 and 5 are aligned with one another in such a way that the transfer stamps 9 are aligned with their stamp surfaces 8 coincident with the semiconductor chips 4 on the chip carrier plate 2.
- the size and arrangement of the stamp surfaces 8 are adapted to the upper sides 6 of the semiconductor chips 4.
- a device (not shown) with press plates, between which the chip carrier plate 2 and transfer plate 5 are arranged, moves the two plates 2 and 5 towards one another.
- the transfer stamps 9 press the semiconductor chips 4 into the softened
- Thermoplastic mass of the chip carrier plate 2 is stopped when the upper sides 6 of the semiconductor chips 4 are leveled with the upper side 3 of the deformable chip carrier plate 2 and form a common upper side.
- FIG. 2 shows a schematic cross section of an alternative device for performing the method according to the invention.
- the chip carrier plate 2 has a plastic that is dimensionally stable at the process temperature.
- Semiconductor chips 4 are arranged in rows and columns on the top 3 of the dimensionally stable chip carrier plate 2.
- the device has a transfer plate 5, which consists of a thermoplastic whose glass transition temperature is below the process temperature. When heating up heatable pressing surfaces of a pressing device, not shown, the transfer plate 5 softens The semiconductor chips 4 on the dimensionally stable chip carrier plate 2 are pressed into the thermoplastic of the transfer plate 5 by pressing surfaces.
- the dimensionally stable chip carrier plate 2 made of glass, ceramic or a film made of thermoset or a thermoplastic plate with a higher glass transition temperature than the process temperature can be removed after the semiconductor chips 4 have been embedded in the deformable transfer plate 5. Such removal is possible by blasting, etching, sputtering or by pulling off a film, for example, from the cooled upper side of the transfer plate 5 after embedding the rear sides and edge sides of the semiconductor chips 4 in the thermoplastic of the transfer plate 5.
- the difference between the two devices lies on the one hand in the different materials of chip carrier plate 2 and transfer plate 5 and in the different arrangement of the semiconductor chips on the chip carrier plate 2.
- the rear sides of the semiconductor chips are arranged on the deformable chip carrier plate 2.
- the upper sides ⁇ of the semiconductor chips 4 are arranged on the upper side 3 of the dimensionally stable chip carrier plate.
- FIG. 3 shows a schematic cross section of a chip 1, which is produced with the aid of one of the devices according to Figure 1 or Figure 2.
- This chip benefit 1 is characterized by a common and leveled top side 7 consisting of top sides 6 of the semiconductor chips 4 and top sides of either a chip carrier plate or a transfer plate, as shown in FIGS. 1 and 2.
- This common upper side 7 of the chip benefit 1 can be used without further intermediate steps, a rewiring structure is applied, which enables access to the exposed upper sides 6 of the semiconductor chips 4 and thus to the integrated semiconductor circuits 4.
- the rewiring structure can be provided with external contact surfaces and these in turn with external contacts, so that such a chip benefit can be produced with relatively few manufacturing steps and can be separated into individual electronic components.
- FIG. 4 shows a basic plan view of a chip benefit according to FIG. 3.
- the top sides 6 of the semiconductor chips 4 are arranged in rows 10 and columns 11, with the distance a between columns 11 and the distance b between rows 10 with a thermoplastic plastic mass between the semiconductor chips 4 is filled.
- the area available for arranging external contacts can be increased as desired compared to the pure chip surface size, which only depends on the distance a or the distance b between the semiconductor chips.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04707481A EP1590829A2 (de) | 2003-02-05 | 2004-02-03 | Verfahren zur herstellung eines chipnutzens mittels eines hitze- und druckprozesses unter verwendung eines thermoplastischen materials |
US10/544,436 US20060258056A1 (en) | 2003-02-05 | 2004-02-03 | Method for producing a chip panel by means of a heating and pressing process using a thermoplastic material |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10304777A DE10304777B4 (de) | 2003-02-05 | 2003-02-05 | Verfahren zur Herstellung eines Chipnutzens mittels eines Hitze- und Druckprozesses unter Verwendung eines thermoplastischen Materials und Vorrichtung zur Durchführung des Verfahrens |
DE10304777.8 | 2003-02-05 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2004070769A2 true WO2004070769A2 (de) | 2004-08-19 |
WO2004070769A3 WO2004070769A3 (de) | 2005-02-24 |
Family
ID=32730802
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE2004/000164 WO2004070769A2 (de) | 2003-02-05 | 2004-02-03 | Verfahren zur herstellung eines chipnutzens mittels eines hitze- und druckprozesses unter verwendung eines thermoplastischen materials |
Country Status (4)
Country | Link |
---|---|
US (1) | US20060258056A1 (de) |
EP (1) | EP1590829A2 (de) |
DE (1) | DE10304777B4 (de) |
WO (1) | WO2004070769A2 (de) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8431063B2 (en) | 2005-10-17 | 2013-04-30 | Intel Mobile Communications GmbH | Heat treatment for a panel and apparatus for carrying out the heat treatment method |
WO2013057949A3 (en) * | 2011-10-19 | 2013-10-24 | Panasonic Corporation | Manufacturing method for semiconductor package, semiconductor package, and semiconductor device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8865489B2 (en) | 2009-05-12 | 2014-10-21 | The Board Of Trustees Of The University Of Illinois | Printed assemblies of ultrathin, microscale inorganic light emitting diodes for deformable and semitransparent displays |
EP3127148A4 (de) * | 2014-03-31 | 2017-11-15 | Multerra Bio, Inc. | Kostengünstige verpackung für eine flüssigkeits- und vorrichtungs-cointegration |
DE102016202548B3 (de) * | 2016-02-18 | 2017-08-17 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Verfahren zur Herstellung eines elektronischen Bauelements und elektronisches Bauelement |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4224994A1 (de) * | 1992-07-29 | 1994-02-03 | Ruhlamat Automatisierungstechn | Vorrichtung zum flächenbündigen Eindrücken eines Moduls |
CA2128947A1 (en) * | 1994-07-27 | 1996-01-28 | Jean-Noel Audoux | Process for inserting a microcircuit into the body of an intelligent card and/or memory card, and card comprising a microcircuit thus inserted |
EP0694871A1 (de) * | 1993-02-01 | 1996-01-31 | Solaic | Verfahren zum Implantieren einer Mikroschaltung auf einen Chip- und/oder Speicherkartenkörper, und Karte mit einer auf dieser Weise implantierten Mikroschaltung |
FR2731132A1 (fr) * | 1995-02-24 | 1996-08-30 | Solaic Sa | Procede pour implanter un element electronique, notamment un microcircuit, dans un corps de carte electronique, et corps de carte electronique comportant un element electronique ainsi implante |
FR2744819A1 (fr) * | 1996-02-09 | 1997-08-14 | Solaic Sa | Carte a circuit integre sans contact, procede et outillage pour la fabrication d'une telle carte |
FR2748336A1 (fr) * | 1996-05-06 | 1997-11-07 | Solaic Sa | Carte a memoire a circuit integre enchasse dans le corps de carte |
EP0920056A2 (de) * | 1997-11-26 | 1999-06-02 | Hitachi, Ltd. | IC-Karte, Methode und Apparat zu ihrer Herstellung |
DE19928522A1 (de) * | 1998-06-24 | 1999-12-30 | Schlumberger Systems & Service | Verfahren zum Herstellen von Chipkarten |
FR2780534A1 (fr) * | 1998-06-25 | 1999-12-31 | Solaic Sa | Procede de realisation d'objets portatifs a composants electroniques et objets portatifs tels qu'obtenus par ledit procede |
DE19921678A1 (de) * | 1999-05-11 | 2000-11-23 | Giesecke & Devrient Gmbh | Verfahren zum Herstellen eines Trägers |
EP1189272A1 (de) * | 2000-03-17 | 2002-03-20 | Matsushita Electric Industrial Co., Ltd. | Module mit eingebauten elektronischen elementen und ihre herstellung |
US6435415B1 (en) * | 1996-12-11 | 2002-08-20 | Schlumberger Systemes | Contactless electronic memory card |
US20020117743A1 (en) * | 2000-12-27 | 2002-08-29 | Matsushita Electric Industrial Co., Ltd. | Component built-in module and method for producing the same |
DE10124770C1 (de) * | 2001-05-21 | 2002-10-17 | Infineon Technologies Ag | Verfahren zur Kontaktierung eines elektrischen Bauelementes mit einem eine Leiterstruktur aufweisenden Substrat |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4875614A (en) * | 1988-10-31 | 1989-10-24 | International Business Machines Corporation | Alignment device |
US5194988A (en) * | 1989-04-14 | 1993-03-16 | Carl-Zeiss-Stiftung | Device for correcting perspective distortions |
US5032896A (en) * | 1989-08-31 | 1991-07-16 | Hughes Aircraft Company | 3-D integrated circuit assembly employing discrete chips |
US5144747A (en) * | 1991-03-27 | 1992-09-08 | Integrated System Assemblies Corporation | Apparatus and method for positioning an integrated circuit chip within a multichip module |
US5492586A (en) * | 1993-10-29 | 1996-02-20 | Martin Marietta Corporation | Method for fabricating encased molded multi-chip module substrate |
JPH09260581A (ja) * | 1996-03-19 | 1997-10-03 | Hitachi Ltd | 複合半導体装置の製造方法 |
US5953588A (en) * | 1996-12-21 | 1999-09-14 | Irvine Sensors Corporation | Stackable layers containing encapsulated IC chips |
US6271469B1 (en) * | 1999-11-12 | 2001-08-07 | Intel Corporation | Direct build-up layer on an encapsulated die package |
JP2002093830A (ja) * | 2000-09-14 | 2002-03-29 | Sony Corp | チップ状電子部品の製造方法、及びその製造に用いる疑似ウェーハの製造方法 |
US6429045B1 (en) * | 2001-02-07 | 2002-08-06 | International Business Machines Corporation | Structure and process for multi-chip chip attach with reduced risk of electrostatic discharge damage |
DE10137184B4 (de) * | 2001-07-31 | 2007-09-06 | Infineon Technologies Ag | Verfahren zur Herstellung eines elektronischen Bauteils mit einem Kuststoffgehäuse und elektronisches Bauteil |
TWI234253B (en) * | 2002-05-31 | 2005-06-11 | Fujitsu Ltd | Semiconductor device and manufacturing method thereof |
DE10240461A1 (de) * | 2002-08-29 | 2004-03-11 | Infineon Technologies Ag | Universelles Gehäuse für ein elektronisches Bauteil mit Halbleiterchip und Verfahren zu seiner Herstellung |
-
2003
- 2003-02-05 DE DE10304777A patent/DE10304777B4/de not_active Expired - Fee Related
-
2004
- 2004-02-03 US US10/544,436 patent/US20060258056A1/en not_active Abandoned
- 2004-02-03 EP EP04707481A patent/EP1590829A2/de not_active Withdrawn
- 2004-02-03 WO PCT/DE2004/000164 patent/WO2004070769A2/de active Application Filing
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4224994A1 (de) * | 1992-07-29 | 1994-02-03 | Ruhlamat Automatisierungstechn | Vorrichtung zum flächenbündigen Eindrücken eines Moduls |
EP0694871A1 (de) * | 1993-02-01 | 1996-01-31 | Solaic | Verfahren zum Implantieren einer Mikroschaltung auf einen Chip- und/oder Speicherkartenkörper, und Karte mit einer auf dieser Weise implantierten Mikroschaltung |
CA2128947A1 (en) * | 1994-07-27 | 1996-01-28 | Jean-Noel Audoux | Process for inserting a microcircuit into the body of an intelligent card and/or memory card, and card comprising a microcircuit thus inserted |
FR2731132A1 (fr) * | 1995-02-24 | 1996-08-30 | Solaic Sa | Procede pour implanter un element electronique, notamment un microcircuit, dans un corps de carte electronique, et corps de carte electronique comportant un element electronique ainsi implante |
FR2744819A1 (fr) * | 1996-02-09 | 1997-08-14 | Solaic Sa | Carte a circuit integre sans contact, procede et outillage pour la fabrication d'une telle carte |
FR2748336A1 (fr) * | 1996-05-06 | 1997-11-07 | Solaic Sa | Carte a memoire a circuit integre enchasse dans le corps de carte |
US6435415B1 (en) * | 1996-12-11 | 2002-08-20 | Schlumberger Systemes | Contactless electronic memory card |
EP0920056A2 (de) * | 1997-11-26 | 1999-06-02 | Hitachi, Ltd. | IC-Karte, Methode und Apparat zu ihrer Herstellung |
DE19928522A1 (de) * | 1998-06-24 | 1999-12-30 | Schlumberger Systems & Service | Verfahren zum Herstellen von Chipkarten |
FR2780534A1 (fr) * | 1998-06-25 | 1999-12-31 | Solaic Sa | Procede de realisation d'objets portatifs a composants electroniques et objets portatifs tels qu'obtenus par ledit procede |
DE19921678A1 (de) * | 1999-05-11 | 2000-11-23 | Giesecke & Devrient Gmbh | Verfahren zum Herstellen eines Trägers |
EP1189272A1 (de) * | 2000-03-17 | 2002-03-20 | Matsushita Electric Industrial Co., Ltd. | Module mit eingebauten elektronischen elementen und ihre herstellung |
US20020117743A1 (en) * | 2000-12-27 | 2002-08-29 | Matsushita Electric Industrial Co., Ltd. | Component built-in module and method for producing the same |
DE10124770C1 (de) * | 2001-05-21 | 2002-10-17 | Infineon Technologies Ag | Verfahren zur Kontaktierung eines elektrischen Bauelementes mit einem eine Leiterstruktur aufweisenden Substrat |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8431063B2 (en) | 2005-10-17 | 2013-04-30 | Intel Mobile Communications GmbH | Heat treatment for a panel and apparatus for carrying out the heat treatment method |
WO2013057949A3 (en) * | 2011-10-19 | 2013-10-24 | Panasonic Corporation | Manufacturing method for semiconductor package, semiconductor package, and semiconductor device |
US9082825B2 (en) | 2011-10-19 | 2015-07-14 | Panasonic Corporation | Manufacturing method for semiconductor package, semiconductor package, and semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
EP1590829A2 (de) | 2005-11-02 |
DE10304777B4 (de) | 2006-11-23 |
WO2004070769A3 (de) | 2005-02-24 |
US20060258056A1 (en) | 2006-11-16 |
DE10304777A1 (de) | 2004-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2259311B1 (de) | Verfahren zum Einbetten zumindest eines Bauelements in einem Leiterplattenelement | |
DE102005026098B3 (de) | Nutzen und Halbleiterbauteil aus einer Verbundplatte mit Halbleiterchips und Kunststoffgehäusemasse sowie Verfahren zur Herstellung derselben | |
DE102006009789B3 (de) | Verfahren zur Herstellung eines Halbleiterbauteils aus einer Verbundplatte mit Halbleiterchips und Kunststoffgehäusemasse | |
DE102008050972B4 (de) | Verfahren zum Herstellen eines Bauelements | |
DE3723547C2 (de) | Trägerelement zum Einbau in Ausweiskarten | |
DE102005043557B4 (de) | Verfahren zur Herstellung eines Halbleiterbauteils mit Durchkontakten zwischen Oberseite und Rückseite | |
EP1186035A1 (de) | Elektronisches bauelement mit flexiblen kontaktierungsstellen und verfahren zum herstellen eines derartigen bauelements | |
DE4008624A1 (de) | Verfahren zur herstellung einer hybriden halbleiterstruktur und nach dem verfahren hergestellte halbleiterstruktur | |
DE102006012738A1 (de) | Nutzen aus einer Verbundplatte mit Halbleiterchips und Kunststoffgehäusemasse sowie Verfahren und Moldform zur Herstellung desselben | |
DE10240461A9 (de) | Universelles Gehäuse für ein elektronisches Bauteil mit Halbleiterchip und Verfahren zu seiner Herstellung | |
DE2418813A1 (de) | Verfahren zur herstellung einer vielzahl von halbleiterchips | |
DE19522338B4 (de) | Chipträgeranordnung mit einer Durchkontaktierung | |
DE10240460A1 (de) | Universelles Halbleitergehäuse mit vorvernetzten Kunststoffeinbettmassen und Verfahren zur Herstellung desselben | |
DE1812158A1 (de) | Verfahren zum Einbetten von Halbleiterscheiben in dielektrische Schichten | |
WO1998009252A1 (de) | Verfahren zur herstellung von chipkarten | |
WO2004070769A2 (de) | Verfahren zur herstellung eines chipnutzens mittels eines hitze- und druckprozesses unter verwendung eines thermoplastischen materials | |
DE19645071C2 (de) | Verfahren zur Herstellung von Chipkarten | |
EP1636854B1 (de) | Sensorbauteil und nutzen zu seiner herstellung | |
DE102006027283A1 (de) | Verfahren zur Herstellung eines Halbleiterbauteils | |
WO2020043466A1 (de) | Bauelement und verfahren zur herstellung eines bauelements | |
DE102006024147B3 (de) | Elektronisches Modul mit Halbleiterbauteilgehäuse und einem Halbleiterchip und Verfahren zur Herstellung desselben | |
WO1998013863A1 (de) | Verfahren zur flipchip-kontaktierung eines halbleiterchips mit geringer anschlusszahl | |
WO1999026287A1 (de) | Siliziumfolie als träger von halbleiterschaltungen als teil von karten | |
EP4079114A1 (de) | Leiterplatte mit einem oberflächenmontierten elektronischen bauteil und verfahren zu deren herstellung | |
DE102012103430B4 (de) | Verfahren zum Heften von Chips auf ein Substrat |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2004707481 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2004707481 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006258056 Country of ref document: US Ref document number: 10544436 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 10544436 Country of ref document: US |