WO2002098193A1 - A method for applying thick copper on substrates - Google Patents
A method for applying thick copper on substrates Download PDFInfo
- Publication number
- WO2002098193A1 WO2002098193A1 PCT/SE2002/001014 SE0201014W WO02098193A1 WO 2002098193 A1 WO2002098193 A1 WO 2002098193A1 SE 0201014 W SE0201014 W SE 0201014W WO 02098193 A1 WO02098193 A1 WO 02098193A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- copper
- conductor pattern
- ceramic substrate
- autocatalytic
- conductors
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/245—Reinforcing conductive patterns made by printing techniques or by other techniques for applying conductive pastes, inks or powders; Reinforcing other conductive patterns by such techniques
- H05K3/246—Reinforcing conductive paste, ink or powder patterns by other methods, e.g. by plating
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/1601—Process or apparatus
- C23C18/1603—Process or apparatus coating on selected surface areas
- C23C18/1607—Process or apparatus coating on selected surface areas by direct patterning
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/1601—Process or apparatus
- C23C18/1633—Process of electroless plating
- C23C18/1646—Characteristics of the product obtained
- C23C18/165—Multilayered product
- C23C18/1653—Two or more layers with at least one layer obtained by electroless plating and one layer obtained by electroplating
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/02—Electroplating of selected surface areas
- C25D5/022—Electroplating of selected surface areas using masking means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0263—High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
- H05K1/0265—High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board characterized by the lay-out of or details of the printed conductors, e.g. reinforced conductors, redundant conductors, conductors having different cross-sections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
- H05K1/092—Dispersed materials, e.g. conductive pastes or inks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0347—Overplating, e.g. for reinforcing conductors or bumps; Plating over filled vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/098—Special shape of the cross-section of conductors, e.g. very thick plated conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0502—Patterning and lithography
- H05K2203/0542—Continuous temporary metal layer over metal pattern
Definitions
- the invention relates to a method of providing thick copper conductors for high current applications on ceramic substrates.
- DBC Direct Bonded Copper
- Copper Clad Copper Clad (includes electroplating with subsequent firing)
- PCTF Plated Copper on Thick Films
- the short-circuiting links demand space, which in turn results in a reduction of the packing density on the ceramic substrate, i.e. less circuits per substrate.
- One additional problem is that after the links are removed silver contacts are exposed and the silver might, when exposed to humidity and voltage, start to migrate and short-circuit the circuits on the ceramic substrate. Therefore it demands an extra step of plating with nickel and/or gold in which the exposed silver contacts are covered.
- the object of the invention is to eliminate the above mentioned problems and bring about a method for production of dense circuit boards for high current applications, that allow for a combination of thick copper conductors together with printed resistors and/or other printed components.
- the invention involves printing a circuit pattern by means of a seed layer of silver or the like on the ceramic substrate, on which a layer of autocatalytic copper has good adhesion, instead of firing the final copper pattern to achieve good adhesion to a ceramic substrate, as in the Copper Clad-technology.
- This also makes it possible to include printed components on the substrate without the risk for damage during the otherwise used firing.
- the circuit pattern can be short-circuited by covering the entire surface of the substrate with a thin layer of autocatalytic copper.
- the areas on the ceramic substrate not to be further plated with copper are subsequently covered with a so-called plating resist.
- a subsequent electroplating builds up the copper thickness on the remaining areas.
- One of the advantages of the invention is that it is space-saving since there is no need for temporary short-circuiting connections or a so-called bus bar on the substrate for connection of the circuit prior to the final copper plating.
- Another advantage is that, since no consideration has to be made for current accessing the link system, the invention allows for a larger number of circuits per ceramic substrate, thus enabling the manufacture of denser circuit boards.
- One further advantage is that risk for short-circuiting by unwanted copper treeing is eliminated since no plating resist edge is connecting two conductors.
- the conductors achieve a similar conductor quality as the conductors in the copper clad technology, still keeping the possibility to include standard thick film resistors and crossovers.
- Figs. 1 - 6 schematically illustrate those process steps, according to the invention, that are included, upon manufacture of thick conductors on a ceramic substrate.
- a so-called seed layer of silver in the form of a conductor pattern 2 is printed on a ceramic substrate 1. This is performed in order to provide a layer that has good adhesion both to the substrate 1 and to copper, and to enable the actual plating.
- the process is not limited to just include silver as a seed layer but can include any other material that has good adhesion to the ceramic substrate 1, can act as terminal for printed components and at the same time can bond copper to its surface.
- the substrate 1 is lowered into a chemical bath for a predetermined time in order to apply an approximately 1 ⁇ m thick layer of autocatalytic copper 3 on the substrate 1 and the conductor pattern 2 as illustrated in Fig. 2.
- the autocatalytic copper layer 3 is applied in order to facilitate short-circuiting of the conductor pattern 2 and thereby prepare the ceramic substrate 1 for a further build-up of the thickness of the copper conductors by subsequent electrolytic plating or metallization. It is understood that the autocatalytic copper layer 3 is in contact with the conductor pattern 2.
- a so-called plating resist 4 is applied on the autocatalytic copper layer 3 on the areas of the ceramic substrate 1 outside the conductor pattern 2.
- This plating resist consists of a standard polymer material well known in the plating industry.
- the plating resist 4 is applied in order to protect and cover those areas that are not intended to be plated in a later process step i.e. areas outside the conductor pattern 2.
- copper is applied on the autocatalytic copper layer 3 on the conductor pattern 2 that in the previous step has not been covered by plating resist 4.
- copper conductors 5 are obtained.
- the thickness of the copper conductors 5 is increased to a desired value.
- the application of copper for the copper conductors 5 can be achieved by means of electroplating or metallization. It is understood that other application methods can be utilized.
- the desired value of the thickness of the copper conductors 5 is usually in the interval from 70 ⁇ m to 200 ⁇ m.
- the plating resist 4 is then removed by means of a chemical process, as illustrated by Fig. 5. After that, copper remains only as the thick copper conductors 5 and the short-circuiting autocatalytic copper layer 3 on the substrate 1.
- the chemical process can include a lowering of the ceramic substrate into one or more subsequent chemical baths that dissolve the plating resist.
- the autocatalytic copper layer 3 that is outside the conductor pattern 2 is removed. This can be achieved by etching the entire surface of the substrate.
- a ceramic substrate 1 with thick copper conductors 5 comprising a seed layer in the form of a conductor pattern 2 under the copper conductors 5 and a layer of autocatalytic copper 3 between the conductor pattern 2 and the thick copper conductors 5.
- the ceramic substrate 1 can also include various printed components (not shown) e.g. resistors that are connected to the conductor pattern 2 in Fig.l. When and if such components are included on the substrate 1, the plating resist 4 is applied to these as well.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Chemical & Material Sciences (AREA)
- Mechanical Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrochemistry (AREA)
- Manufacturing Of Printed Wiring (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE0101868-8 | 2001-05-28 | ||
SE0101868A SE0101868L (sv) | 2001-05-28 | 2001-05-28 | Förfarande för att applicera koppar på substrat |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002098193A1 true WO2002098193A1 (en) | 2002-12-05 |
Family
ID=20284260
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/SE2002/001014 WO2002098193A1 (en) | 2001-05-28 | 2002-05-27 | A method for applying thick copper on substrates |
Country Status (3)
Country | Link |
---|---|
SE (1) | SE0101868L (sv) |
TW (1) | TW593778B (sv) |
WO (1) | WO2002098193A1 (sv) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2150095A1 (en) * | 2008-07-30 | 2010-02-03 | Samsung Electronics Co., Ltd. | Printed circuit board with conductive ink/paste, having plating layers, and method for manufacturing the same |
KR101520412B1 (ko) * | 2013-02-28 | 2015-05-15 | 하이쎌(주) | 레이저와 인쇄방식이 하이브리드된 플렉서블 기판 및 이의 제조 방법 |
RU2740383C1 (ru) * | 2019-09-18 | 2021-01-13 | Тойота Дзидося Кабусики Кайся | Способ изготовления монтажной платы и монтажная плата |
KR20220000361A (ko) * | 2020-06-25 | 2022-01-03 | 도요타지도샤가부시키가이샤 | 배선 기판의 제조 방법 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019075456A (ja) * | 2017-10-16 | 2019-05-16 | 住友電気工業株式会社 | プリント配線板用基材及びプリント配線板 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5298687A (en) * | 1990-12-27 | 1994-03-29 | Remtec, Inc. | High-density multilayer interconnection system on a ceramic substrate for high current applications and method of manufacture |
US5681441A (en) * | 1992-12-22 | 1997-10-28 | Elf Technologies, Inc. | Method for electroplating a substrate containing an electroplateable pattern |
US5733466A (en) * | 1996-02-06 | 1998-03-31 | International Business Machines Corporation | Electrolytic method of depositing gold connectors on a printed circuit board |
-
2001
- 2001-05-28 SE SE0101868A patent/SE0101868L/sv not_active Application Discontinuation
- 2001-08-31 TW TW90121609A patent/TW593778B/zh not_active IP Right Cessation
-
2002
- 2002-05-27 WO PCT/SE2002/001014 patent/WO2002098193A1/en not_active Application Discontinuation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5298687A (en) * | 1990-12-27 | 1994-03-29 | Remtec, Inc. | High-density multilayer interconnection system on a ceramic substrate for high current applications and method of manufacture |
US5681441A (en) * | 1992-12-22 | 1997-10-28 | Elf Technologies, Inc. | Method for electroplating a substrate containing an electroplateable pattern |
US5733466A (en) * | 1996-02-06 | 1998-03-31 | International Business Machines Corporation | Electrolytic method of depositing gold connectors on a printed circuit board |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2150095A1 (en) * | 2008-07-30 | 2010-02-03 | Samsung Electronics Co., Ltd. | Printed circuit board with conductive ink/paste, having plating layers, and method for manufacturing the same |
CN101640974B (zh) * | 2008-07-30 | 2012-12-12 | 三星电子株式会社 | 印刷电路板及其制造方法 |
KR101520412B1 (ko) * | 2013-02-28 | 2015-05-15 | 하이쎌(주) | 레이저와 인쇄방식이 하이브리드된 플렉서블 기판 및 이의 제조 방법 |
RU2740383C1 (ru) * | 2019-09-18 | 2021-01-13 | Тойота Дзидося Кабусики Кайся | Способ изготовления монтажной платы и монтажная плата |
KR20220000361A (ko) * | 2020-06-25 | 2022-01-03 | 도요타지도샤가부시키가이샤 | 배선 기판의 제조 방법 |
US11425824B2 (en) * | 2020-06-25 | 2022-08-23 | Toyota Jidosha Kabushiki Kaisha | Method for producing wiring substrate |
TWI793620B (zh) * | 2020-06-25 | 2023-02-21 | 日商豐田自動車股份有限公司 | 配線基板的製造方法 |
KR102548962B1 (ko) * | 2020-06-25 | 2023-06-29 | 도요타지도샤가부시키가이샤 | 배선 기판의 제조 방법 |
Also Published As
Publication number | Publication date |
---|---|
SE0101868D0 (sv) | 2001-05-28 |
TW593778B (en) | 2004-06-21 |
SE0101868L (sv) | 2002-11-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5298687A (en) | High-density multilayer interconnection system on a ceramic substrate for high current applications and method of manufacture | |
US3522085A (en) | Article and method for making resistors in printed circuit board | |
US6632343B1 (en) | Method and apparatus for electrolytic plating of surface metals | |
JPS63122197A (ja) | プリント回路ボードの処理方法 | |
JPH04277696A (ja) | 多層配線基板及びその製造方法 | |
WO2002098193A1 (en) | A method for applying thick copper on substrates | |
US20040168314A1 (en) | Process for manufacture of printed circuit boards with thick copper power circuitry and thin copper signal circuitry on the same layer | |
US6063481A (en) | Process for removal of undersirable conductive material on a circuitized substrate and resultant circuitized substrate | |
JP4520665B2 (ja) | プリント配線板及びその製造方法並びに部品実装構造 | |
EP0095256A1 (en) | Method of making printed circuits | |
JP2000178793A (ja) | 金属ポリイミド基板の製造方法 | |
JPH08107264A (ja) | 高密度配線板及びその製造方法 | |
JPH0243353B2 (sv) | ||
JPH0348494A (ja) | 微細導体用の多層印刷回路基板及びそのめっき法 | |
JP3714812B2 (ja) | 配線基板の導体パターン形成方法 | |
KR930000639B1 (ko) | 고밀도 다층 인쇄회로기판의 제조방법 | |
JPS63260198A (ja) | 多層回路板の製造方法 | |
JP3801334B2 (ja) | 半導体素子搭載用基板とその製造方法 | |
WO1998019858A1 (en) | Circuit comprising microstrip conductor and method for making the same | |
JP2734184B2 (ja) | Tab用テープキャリア | |
JPH0669634A (ja) | プリント配線板の製造方法 | |
JPH09195057A (ja) | 置換金めっき方法 | |
JPH07131136A (ja) | 厚膜配線基板の製造方法 | |
JPS61159792A (ja) | セラミツク配線基板の製法 | |
JPH10209593A (ja) | 2層配線基板、及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |