WO2002059902A1 - Procede de production d'un dispositif a semi-conducteur et dispositif a semi-conducteur ainsi obtenu - Google Patents
Procede de production d'un dispositif a semi-conducteur et dispositif a semi-conducteur ainsi obtenu Download PDFInfo
- Publication number
- WO2002059902A1 WO2002059902A1 PCT/JP2001/009245 JP0109245W WO02059902A1 WO 2002059902 A1 WO2002059902 A1 WO 2002059902A1 JP 0109245 W JP0109245 W JP 0109245W WO 02059902 A1 WO02059902 A1 WO 02059902A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- memory
- semiconductor device
- test
- fuse
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Abstract
Procédé de production d'un dispositif à semi-conducteur doté d'une unité mémoire possédant des cellules de mémoire et une unité logique. Ledit procédé consiste premièrement à tester l'unité mémoire, deuxièmement à mettre en mémoire les informations concernant un défaut, le cas échéant, des cellules de mémoire dans un registre, troisièmement à tester l'unité logique tandis que les informations concernant un défaut se trouvent en mémoire dans le registre et quatrièmement, après les trois premières étapes, à créer un circuit fusible pour conserver les informations de défaut en fonction des informations de défaut se trouvant en mémoire dans le registre.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002560140A JPWO2002059902A1 (ja) | 2001-01-25 | 2001-10-22 | 半導体装置の製造方法と半導体装置 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001-017253 | 2001-01-25 | ||
JP2001017253 | 2001-01-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002059902A1 true WO2002059902A1 (fr) | 2002-08-01 |
Family
ID=18883488
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2001/009245 WO2002059902A1 (fr) | 2001-01-25 | 2001-10-22 | Procede de production d'un dispositif a semi-conducteur et dispositif a semi-conducteur ainsi obtenu |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPWO2002059902A1 (fr) |
TW (1) | TW541539B (fr) |
WO (1) | WO2002059902A1 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009048669A (ja) * | 2007-08-13 | 2009-03-05 | Toshiba Corp | 半導体記憶装置 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000260198A (ja) * | 1999-03-11 | 2000-09-22 | Toshiba Corp | 半導体メモリ装置及び半導体メモリ装置搭載システム |
JP2001035187A (ja) * | 1999-07-21 | 2001-02-09 | Hitachi Ltd | 半導体装置およびその冗長救済方法 |
JP2001266589A (ja) * | 2000-03-21 | 2001-09-28 | Toshiba Corp | 半導体記憶装置およびそのテスト方法 |
-
2001
- 2001-10-22 JP JP2002560140A patent/JPWO2002059902A1/ja not_active Withdrawn
- 2001-10-22 WO PCT/JP2001/009245 patent/WO2002059902A1/fr active Application Filing
- 2001-12-18 TW TW090131388A patent/TW541539B/zh active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000260198A (ja) * | 1999-03-11 | 2000-09-22 | Toshiba Corp | 半導体メモリ装置及び半導体メモリ装置搭載システム |
JP2001035187A (ja) * | 1999-07-21 | 2001-02-09 | Hitachi Ltd | 半導体装置およびその冗長救済方法 |
JP2001266589A (ja) * | 2000-03-21 | 2001-09-28 | Toshiba Corp | 半導体記憶装置およびそのテスト方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009048669A (ja) * | 2007-08-13 | 2009-03-05 | Toshiba Corp | 半導体記憶装置 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2002059902A1 (ja) | 2004-05-27 |
TW541539B (en) | 2003-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6512709B1 (en) | Semiconductor integrated circuit | |
KR960016807B1 (ko) | 반도체 메모리 장치의 리던던시 회로 | |
US5920515A (en) | Register-based redundancy circuit and method for built-in self-repair in a semiconductor memory device | |
US8315116B2 (en) | Repair circuit and repair method of semiconductor memory apparatus | |
US7721163B2 (en) | JTAG controlled self-repair after packaging | |
JP3865828B2 (ja) | 半導体記憶装置 | |
JP3980827B2 (ja) | 半導体集積回路装置および製造方法 | |
KR102117633B1 (ko) | 셀프 리페어 장치 | |
JP3274332B2 (ja) | コントローラ・大容量メモリ混載型半導体集積回路装置およびそのテスト方法およびその使用方法、並びに半導体集積回路装置およびそのテスト方法 | |
US6940765B2 (en) | Repair apparatus and method for semiconductor memory device to be selectively programmed for wafer-level test or post package test | |
US7251756B2 (en) | Method and apparatus for increasing fuse programming yield through preferred use of duplicate data | |
US6862721B2 (en) | Method for identification of faulty or weak functional logic elements under simulated extreme operating conditions | |
JP2001266589A (ja) | 半導体記憶装置およびそのテスト方法 | |
US20030117829A1 (en) | Circuit device having a fuse | |
JPH11238393A (ja) | 欠陥救済回路及び欠陥救済方法 | |
JP2001014890A (ja) | 半導体装置および半導体装置のテスト方法 | |
US20070133325A1 (en) | Semiconductor memory device, test system including the same and repair method of semiconductor memory device | |
JP2003338200A (ja) | 半導体集積回路装置 | |
US20070177425A1 (en) | A method and apparatus for repairing embedded memory in an integrated circuit | |
WO2002059902A1 (fr) | Procede de production d'un dispositif a semi-conducteur et dispositif a semi-conducteur ainsi obtenu | |
JP2003100094A (ja) | 半導体記憶装置 | |
JP2001307497A (ja) | 半導体集積回路装置 | |
JP2930037B2 (ja) | 半導体メモリ及びそのテスト方法 | |
JPH09251797A (ja) | 半導体記憶装置、その救済方法及びその試験方法 | |
JP2006107583A (ja) | 半導体記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP KR SG US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002560140 Country of ref document: JP |
|
122 | Ep: pct application non-entry in european phase |